Juniper CTP Series Manual page 116

Circuit to packet platform
Hide thumbs Also See for CTP Series:
Table of Contents

Advertisement

Using Bundles to Create Logical Configurations for Physical Interfaces, CTP Release 7.3, CTPView Release 7.3
Table 50: CTP Bundle Custom Clocking Settings in CTPView (continued)
Field
Function
DDS Source
Specifies the clock source for the DDS.
DIV Source
Specifies the source for the divider clock.
The DIV clock is an alternative clock
generator for the bundle, and its output
clock is an even integer divider of its
source clock.
The divider is used to configure
asymmetric circuits.
For example, if the source clock is 512 KHz,
the output of the DIV clock can be 256
KHz, 128 KHz, 85.333 KHz, and so on.
DIV Clk Divider
Specifies the divider clock value. The clock
value of the DIV source is divided by this
value to obtain the output clock value of
the DIV clock.
ST Net Bound
Specifies the clock used for Send Timing
I/F Clock
on the network bound interface.
RF Net Bound
Specifies the clock used for Receive
I/F Clock
Frequency on the network bound
interface.
110
Your Action
Select one:
USER—The clock is recovered from the user equipment.
ADAP—DDS uses adaptive clocking to recover the clock signal
from the remote CTP device.
AUTO—Use for the autobaud feature. This setting enables
the monitoring of OAM packets for the terminal timing (TT)
frequency at the other end and processing to accommodate
frequency changes that are detected.
Select one:
DDS—Direct digital synthesizer clock generator.
OSC—Oscillator system clock.
Enter an even number from 2 through 64,000.
Select one:
OFF—No clock is used.
DDS—Direct digital synthesizer clock generator.
TT—Transmit timing clock. The interface clock signal from
the DTE to the DCE (CTP device). The TT clock is used only
if the bundle is configured as the DCE.
DIV—Divider clock generator.
ST—Send timing clock. The interface clock signal from the
DCE to the DTE (CTP device). The ST clock is used only if the
bundle is configured as the DTE.
Select one:
OFF—No clock is used.
DDS—Direct digital synthesizer clock generator.
TT—Transmit timing clock. The interface clock signal from
the DTE to the DCE (CTP device). The TT clock is used only
if the bundle is configured as the DCE.
DIV—Divider clock generator.
ST—Send timing clock. The interface clock signal from the
DCE to the DTE (CTP device). The ST clock is used only if the
bundle is configured as the DTE.
Copyright © 2018, Juniper Networks, Inc.

Advertisement

Table of Contents
loading

Table of Contents