Table of Contents
Advertisement
Leaf B PCI-E Interface
The Leaf B 8x PCI-E interface on the JBus-to-PCI-E bridge connects to the PCI-E
Switch chip. The PLX chip then connects up to downsteam devices via 1x, 2x, 4x, or
8x links. (See
The interface meets the PCI-E 1.0a specification and is completely autonomous from
the first PCI-E interface on the JBus-to-PCI-E bridge. (that is, they are not electrically
connected)
Interrupts
The JBus-to-PCI-E bridge employs a newly developed interrupt event queue that
was necessitated by PCI-Express being able to generate many more interrupts (2M)
than regular PCI, which was limited to four. The JBus-to-PCI-E chip supports 1-K
coalesced interrupts.
5.1.4.2
PCI-E Switch
The PCI-E switch supports full non-transparent crossbar bridging functionality that
allows the system to isolate the I/O memory domains by presenting the processor
subsystem as a endpoint rather than another memory system.
The eight ports on the PCI-E switch are highly configurable, allowing for lane
widths from x1 up to x16. The Sun Netra CP3060 blade server only uses lane widths
of x4 and x8, which are hard coded using strapping resistors on the port_config
pins.
The signal strengths of SERDES outputs are controlled by software to better
optimize power and signal levels. The four levels are off, low, typical, and high. The
Sun Netra CP3060 blade server uses the typical setting.
The PCI-E switch provides a PC-Compliant Hot-Plug Controller per port. This is
used at the port connected to the AMC modules.
5.1.4.3
PCI-E to Dual GbE Controller
This device is a PCI-E based gigabit Ethernet controller with two fully independent
Media Access Control (MAC) and physical layer (PHY) ports. The PCI-E interface is
fully compliant to the PCI Express Specification., Revision 1.0a.
The Sun Netra CP3060 blade server utilizes two controllers, one for the Base Fabric
and one for the Extended Fabric.
Both Ethernet interfaces are compliant to the IEEE 802.3 standard for:
"PCI-E Switch" on page 11
for a better synopsis of the device).
Chapter 5
Hardware and Functional Descriptions
5-11
Advertisement
Table of Contents
