Sbc %R,Imm - Epson S1C63000 Core Cpu Manual

Seiko epson s1c63000 cmos 4-bit single chip microcomputer core cpu manual
Table of Contents

Advertisement

CHAPTER 4: INSTRUCTION SET

SBC %r,imm4

Function: r
r - imm4 - C
Subtracts the 4-bit immediate data imm4 and carry (C) from the r register (A or B).
Code:
Mnemonic
SBC %A,imm4
SBC %B,imm4
E
I
Flags:
Src: Immediate data
Mode:
Dst: Register direct
Extended addressing: Invalid
SBC %r,[%ir]
Function: r
r - [ir] - C
Subtracts the content of the data memory addressed by the ir register (X or Y) and carry (C)
from the r register (A or B).
Code:
Mnemonic
SBC %A,[%X]
SBC %A,[%Y]
SBC %B,[%X]
SBC %B,[%Y]
E
I
Flags:
Src: Register indirect
Mode:
Dst: Register direct
Extended addressing: Valid
Extended LDB
%EXT,imm8
operation: SBC
%r,[%X]
LDB
%EXT,imm8
SBC
%r,[%Y]
124
Subtract with carry immediate data imm4 from r reg.
MSB
1 1 0 0 0 1 1 0 0 i3 i2 i1 i0 18C0H–18CFH
1 1 0 0 0 1 1 0 1 i3 i2 i1 i0 18D0H–18DFH
C
Z
Subtract with carry location [ir reg.] from r reg.
MSB
1 1 0 0 0 1 1 1 0 0 0 0 0
1 1 0 0 0 1 1 1 0 0 0 1 0
1 1 0 0 0 1 1 1 0 0 1 0 0
1 1 0 0 0 1 1 1 0 0 1 1 0
C
Z
r
r - [00imm8] - C (00imm8 = 0000H + 00H to FFH)
r
r - [FFimm8] - C (FFimm8 = FF00H + 00H to FFH)
EPSON
LSB
LSB
18E0H
18E2H
18E4H
18E6H
S1C63000 CORE CPU MANUAL
1 cycle
1 cycle

Advertisement

Table of Contents
loading

Table of Contents