Fujitsu FR Family Instruction Manual page 17

Page
"7.15 AND (And Word Data of Source Register to Data in Memory)" is changed.
87
( "Instruction bit pattern : 1000 0100 0010 0011" is added.)
"7.16 ANDH (And Half-word Data of Source Register to Data in Memory)" is changed.
89
( "Instruction bit pattern : 1000 0101 0010 0011" is added. )
"7.17 ANDB (And Byte Data of Source Register to Data in Memory)" is changed.
91
( "Instruction bit pattern : 1000 0110 0010 0011" is added. )
"7.18 OR (Or Word Data of Source Register to Destination Register)" is changed.
92
( "Instruction bit pattern : 1001 0010 0010 0011" is added.)
"7.19 OR (Or Word Data of Source Register to Data in Memory)" is changed.
94
( "Instruction bit pattern : 1001 0100 0010 0011" is added. )
"7.20 ORH (Or Half-word Data of Source Register to Data in Memory)" is changed.
96
( "Instruction bit pattern : 1001 0101 0010 0011" is added. )
"7.21 ORB (Or Byte Data of Source Register to Data in Memory)" is changed.
98
( "Instruction bit pattern : 1001 0110 0010 0011" is added. )
"7.22 EOR (Exclusive Or Word Data of Source Register to Destination Register)" is changed.
99
( "Instruction bit pattern : 1001 1010 0010 0011" is added. )
"7.23 EOR (Exclusive Or Word Data of Source Register to Data in Memory)" is changed.
101
( "Instruction bit pattern : 1001 1100 0010 0011" is added. )
"7.24 EORH (Exclusive Or Half-word Data of Source Register to Data in Memory)" is changed.
103
( "Instruction bit pattern : 1001 1101 0010 0011" is added. )
"7.25 EORB (Exclusive Or Byte Data of Source Register to Data in Memory)" is changed.
105
( "Instruction bit pattern : 1001 1110 0010 0011" is added. )
"7.34 MUL (Multiply Word Data)" is changed.
121
( "Instruction bit pattern : 1010 1111 0010 0011" is added. )
"7.35 MULU (Multiply Unsigned Word Data)" is changed.
123
( "Instruction bit pattern : 1010 1011 0010 0011" is added. )
"7.36 MULH (Multiply Half-word Data)" is changed.
125
( "Instruction bit pattern : 1011 1111 0010 0011" is added. )
"7.37 MULUH (Multiply Unsigned Half-word Data)" is changed.
127
( "Instruction bit pattern : 1011 1011 0010 0011" is added. )
"7.38 DIV0S (Initial Setting Up for Signed Division)" is changed.
129
( "Instruction bit pattern : 1001 0111 0100 0010" is added. )
"7.39 DIV0U (Initial Setting Up for Unsigned Division)147/308" is changed.
131
( "Instruction bit pattern : 1001 0111 0101 0010" is added. )
"7.40 DIV1 (Main Process of Division)" is changed.
133
( "Instruction bit pattern : 1001 0111 0110 0010" is added. )
"7.41 DIV2 (Correction when Remainder is 0)" is changed.
135
( "Instruction bit pattern : 1001 0111 0111 0010" is added. )
Changes (For details, refer to main body.)
xiii