Gpamp; Trng; Aes - Texas Instruments MSPM0G350 Series Manual

Automotive mixed-signal microcontrollers with can-fd interface
Hide thumbs Also See for MSPM0G350 Series:
Table of Contents

Advertisement

www.ti.com
PSEL
P-MUX INPUTS
0x2
OPA1_IN1+
0x3
DAC_OUT / OPA1_IN2+
0x4
DAC8.1_OUT
0x5
VREF
0x6
OPA0_RTOP
0x7
GPAMP Output
0x8
GROUND
(1)
The connection to OPA and DAC_OUT connects using the PA15 pin. When connecting DAC_OUT to OPA, avoid using external
circuitry on the PA15 pin.
For more information about device analog connections, see
For more details, see the OPA chapter of the
Manual.

8.18 GPAMP

The general-purpose amplifier (GPAMP) peripheral is a chopper-stabilized general-purpose operational amplifier
with rail-to-rail input and output.
The GPAMP supports the following features:
Software selectable chopper stabilization
Rail-to-rail input and output
Programmable internal unity gain feedback loop
For more details, see the ADC chapter of the
Manual.

8.19 TRNG

The true random number generator (TRNG) utilizes an internal circuit to generate 32-bit random numbers. The
TRNG is intended to be used as a source to a deterministic random number generator (DRNG) to build a
FIPS-140-2 compliant system. Key features of the TRNG include:
Generation of 32-bit random numbers
A new 32-bit number may be generated every 32 × 4 = 128 TRNG clock cycles
Built-in health tests
Available in RUN and SLEEP modes
For more details, see the TRNG chapter of the
Manual.

8.20 AES

The advanced encryption standard (AES) accelerator offloads AES (FIPS PUB 197) encryption and decryption
operations from the CPU. Key features include:
Support for 128-bit and 256-bit encryption keys
On-the-fly key expansion
Offline key generation for decryption
Shadow register for storing the initial key for all key lengths
DMA support for ECB, CBC, OFB, and CFB cipher modes
AES ready interrupt generation
Available in RUN and SLEEP modes
For more details, see the AES chapter of the
Manual.
Copyright © 2023 Texas Instruments Incorporated
Table 8-13. OPA1 Input Channel Mapping (continued)
NSEL
0x2
(1)
0x3
0x4
0x5
MSPM0 L-Series 32-MHz Microcontrollers Technical Reference
MSPM0 G-Series 80-MHz Microcontrollers Technical Reference
MSPM0 G-Series 80-MHz Microcontrollers Technical Reference
MSPM0 G-Series 80-MHz Microcontrollers Technical Reference
Product Folder Links:
MSPM0G3507-Q1 MSPM0G3506-Q1 MSPM0G3505-Q1
MSPM0G3507-Q1, MSPM0G3506-Q1, MSPM0G3505-Q1
N-MUX INPUTS
OPA1_IN1-
OPA0_RBOT
RTAP
RTOP
Section 8.30
SLASF88 – OCTOBER 2023
MSEL
M-MUX INPUTS
0x2
GND
0x3
DAC_OUT / OPA1_IN2+
0x4
OPA0_RTOP
Submit Document Feedback
(1)
65

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the MSPM0G350 Series and is the answer not in the manual?

This manual is also suitable for:

Mspm0g3507-q1Mspm0g3506-q1Mspm0g3505-q1

Table of Contents