Xilinx VC7203 User Manual page 50

Appendix C: Master UCF Listing
NET FMC1_HB07_N
NET FMC1_HB08_P
NET FMC1_HB08_N
NET FMC1_HB09_P
NET FMC1_HB09_N
NET FMC1_HB10_P
NET FMC1_HB10_N
NET FMC1_HB11_P
NET FMC1_HB11_N
NET FMC1_HB06_CC_P
NET FMC1_HB06_CC_N
NET FMC1_HB00_CC_P
NET FMC1_HB00_CC_N
NET FMC1_CLK2_BIDIR_P
NET FMC1_CLK2_BIDIR_N
NET FMC1_CLK3_BIDIR_P
NET FMC1_CLK3_BIDIR_N
NET FMC1_HB12_P
NET FMC1_HB12_N
NET FMC1_HB13_P
NET FMC1_HB13_N
NET FMC1_HB14_P
NET FMC1_HB14_N
NET FMC1_HB15_P
NET FMC1_HB15_N
NET FMC1_HB16_P
NET FMC1_HB16_N
NET FMC1_HA12_P
NET FMC1_HA12_N
NET FMC1_HA13_P
NET FMC1_HA13_N
NET FMC1_HA14_P
NET FMC1_HA14_N
NET FMC1_HA15_P
NET FMC1_HA15_N
NET FMC1_HA16_P
NET FMC1_HA16_N
NET IO_25_VRP_16
NET IO_0_VRN_17
NET IO_L1P_T0_17
NET IO_L1N_T0_17
NET IO_L2P_T0_17
NET IO_L2N_T0_17
NET IO_L3P_T0_DQS_17
NET IO_L3N_T0_DQS_17
NET IO_L4P_T0_17
NET IO_L4N_T0_17
NET IO_L5P_T0_17
NET IO_L5N_T0_17
NET IO_L6P_T0_17
NET IO_L6N_T0_VREF_17
NET IO_L7P_T1_17
NET IO_L7N_T1_17
NET IO_L8P_T1_17
NET IO_L8N_T1_17
NET IO_L9P_T1_DQS_17
NET IO_L9N_T1_DQS_17
NET IO_L10P_T1_17
NET IO_L10N_T1_17
NET IO_L11P_T1_SRCC_17
NET IO_L11N_T1_SRCC_17
NET IO_L12P_T1_MRCC_17
NET IO_L12N_T1_MRCC_17
NET IO_L13P_T2_MRCC_17
NET IO_L13N_T2_MRCC_17
NET IO_L14P_T2_SRCC_17
NET IO_L14N_T2_SRCC_17
NET IO_L15P_T2_DQS_17
NET IO_L15N_T2_DQS_17
NET IO_L16P_T2_17
NET IO_L16N_T2_17
NET IO_L17P_T2_17
NET IO_L17N_T2_17
NET IO_L18P_T2_17
NET IO_L18N_T2_17
NET IO_L19P_T3_17
NET IO_L19N_T3_VREF_17
NET IO_L20P_T3_17
NET IO_L20N_T3_17
NET IO_L21P_T3_DQS_17
NET IO_L21N_T3_DQS_17
50
LOC = AH36 | IOSTANDARD=LVCMOS18; # Bank
LOC = Y37 | IOSTANDARD=LVCMOS18; # Bank
LOC = AA37 | IOSTANDARD=LVCMOS18; # Bank
LOC = Y35 | IOSTANDARD=LVCMOS18; # Bank
LOC = AA36 | IOSTANDARD=LVCMOS18; # Bank
LOC = AB36 | IOSTANDARD=LVCMOS18; # Bank
LOC = AB37 | IOSTANDARD=LVCMOS18; # Bank
LOC = AA34 | IOSTANDARD=LVCMOS18; # Bank
LOC = AA35 | IOSTANDARD=LVCMOS18; # Bank
LOC = AB31 | IOSTANDARD=LVCMOS18; # Bank
LOC = AB32 | IOSTANDARD=LVCMOS18; # Bank
LOC = AB33 | IOSTANDARD=LVCMOS18; # Bank
LOC = AC33 | IOSTANDARD=LVCMOS18; # Bank
LOC = AD32 | IOSTANDARD=LVCMOS18; # Bank
LOC = AD33 | IOSTANDARD=LVCMOS18; # Bank
LOC = AC34 | IOSTANDARD=LVCMOS18; # Bank
LOC = AD35 | IOSTANDARD=LVCMOS18; # Bank
LOC = AE32 | IOSTANDARD=LVCMOS18; # Bank
LOC = AE33 | IOSTANDARD=LVCMOS18; # Bank
LOC = AF31 | IOSTANDARD=LVCMOS18; # Bank
LOC = AF32 | IOSTANDARD=LVCMOS18; # Bank
LOC = AE34 | IOSTANDARD=LVCMOS18; # Bank
LOC = AE35 | IOSTANDARD=LVCMOS18; # Bank
LOC = AE29 | IOSTANDARD=LVCMOS18; # Bank
LOC = AE30 | IOSTANDARD=LVCMOS18; # Bank
LOC = Y32 | IOSTANDARD=LVCMOS18; # Bank
LOC = Y33 | IOSTANDARD=LVCMOS18; # Bank
LOC = AC31 | IOSTANDARD=LVCMOS18; # Bank
LOC = AD31 | IOSTANDARD=LVCMOS18; # Bank
LOC = AA31 | IOSTANDARD=LVCMOS18; # Bank
LOC = AA32 | IOSTANDARD=LVCMOS18; # Bank
LOC = AC30 | IOSTANDARD=LVCMOS18; # Bank
LOC = AD30 | IOSTANDARD=LVCMOS18; # Bank
LOC = AA29 | IOSTANDARD=LVCMOS18; # Bank
LOC = AA30 | IOSTANDARD=LVCMOS18; # Bank
LOC = AB29 | IOSTANDARD=LVCMOS18; # Bank
LOC = AC29 | IOSTANDARD=LVCMOS18; # Bank
LOC = AB34 | IOSTANDARD=LVCMOS18; # Bank
LOC = Y38 | IOSTANDARD=LVCMOS18; # Bank
LOC = AB41 | IOSTANDARD=LVCMOS18; # Bank
LOC = AB42 | IOSTANDARD=LVCMOS18; # Bank
LOC = W40 | IOSTANDARD=LVCMOS18; # Bank
LOC = Y40 | IOSTANDARD=LVCMOS18; # Bank
LOC = Y39 | IOSTANDARD=LVCMOS18; # Bank
LOC = AA39 | IOSTANDARD=LVCMOS18; # Bank
LOC = Y42 | IOSTANDARD=LVCMOS18; # Bank
LOC = AA42 | IOSTANDARD=LVCMOS18; # Bank
LOC = AB38 | IOSTANDARD=LVCMOS18; # Bank
LOC = AB39 | IOSTANDARD=LVCMOS18; # Bank
LOC = AA40 | IOSTANDARD=LVCMOS18; # Bank
LOC = AA41 | IOSTANDARD=LVCMOS18; # Bank
LOC = AC38 | IOSTANDARD=LVCMOS18; # Bank
LOC = AC39 | IOSTANDARD=LVCMOS18; # Bank
LOC = AD42 | IOSTANDARD=LVCMOS18; # Bank
LOC = AE42 | IOSTANDARD=LVCMOS18; # Bank
LOC = AD38 | IOSTANDARD=LVCMOS18; # Bank
LOC = AE38 | IOSTANDARD=LVCMOS18; # Bank
LOC = AC40 | IOSTANDARD=LVCMOS18; # Bank
LOC = AC41 | IOSTANDARD=LVCMOS18; # Bank
LOC = AE39 | IOSTANDARD=LVCMOS18; # Bank
LOC = AE40 | IOSTANDARD=LVCMOS18; # Bank
LOC = AD40 | IOSTANDARD=LVCMOS18; # Bank
LOC = AD41 | IOSTANDARD=LVCMOS18; # Bank
LOC = AF39 | IOSTANDARD=LVCMOS18; # Bank
LOC = AF40 | IOSTANDARD=LVCMOS18; # Bank
LOC = AF41 | IOSTANDARD=LVCMOS18; # Bank
LOC = AG41 | IOSTANDARD=LVCMOS18; # Bank
LOC = AG39 | IOSTANDARD=LVCMOS18; # Bank
LOC = AH39 | IOSTANDARD=LVCMOS18; # Bank
LOC = AF42 | IOSTANDARD=LVCMOS18; # Bank
LOC = AG42 | IOSTANDARD=LVCMOS18; # Bank
LOC = AG38 | IOSTANDARD=LVCMOS18; # Bank
LOC = AH38 | IOSTANDARD=LVCMOS18; # Bank
LOC = AJ38 | IOSTANDARD=LVCMOS18; # Bank
LOC = AK38 | IOSTANDARD=LVCMOS18; # Bank
LOC = AK40 | IOSTANDARD=LVCMOS18; # Bank
LOC = AL40 | IOSTANDARD=LVCMOS18; # Bank
LOC = AH40 | IOSTANDARD=LVCMOS18; # Bank
LOC = AH41 | IOSTANDARD=LVCMOS18; # Bank
LOC = AL41 | IOSTANDARD=LVCMOS18; # Bank
LOC = AL42 | IOSTANDARD=LVCMOS18; # Bank
www.xilinx.com
16
16
16
16
16
16
16
16
16
16
16
16
16
16
16
16
16
16
16
16
16
16
16
16
16
16
16
16
16
16
16
16
16
16
16
16
16
16
17
17
17
17
17
17
17
17
17
17
17
17
17
17
17
17
17
17
17
17
17
17
17
17
17
17
17
17
17
17
17
17
17
17
17
17
17
17
17
17
17
17
17
VC7203 GTX Transceiver Characterization Board
UG957 (v1.0) October 10, 2012