Xilinx VC709 User Manual page 48

Virtex-7 fpga
Hide thumbs Also See for VC709:
Table of Contents

Advertisement

Chapter 1: VC709 Evaluation Board Features
Figure 1-21
X-Ref Target - Figure 1-21
FPGA_PROG_B Pushbutton SW9 (Active-Low)
[Figure
Switch SW9 grounds the FPGA's PROG_B pin when pressed. This action initiates an FPGA
reconfiguration. The FPGA_PROG_B signal is connected to FPGA U1 pin AJ11.
See 7 Series FPGAs Configuration User Guide (UG470) for further details on configuring the
7 series FPGAs.
Figure 1-22
X-Ref Target - Figure 1-22
Configuration Mode and Upper Linear Flash Address Switch (SW11)
[Figure
FPGA Configuration Mode: DIP switch SW11 positions 3, 4, and 5 control which
configuration mode is used at power-up or when the PROG pushbutton is pressed.
Linear BPI Flash Upper Addresses: DIP switch SW11 positions 1 and 2 control the setting
of address bits FLASH_A25 and FLASH_A24. The mode signals FPGA_M2, _M1, and _M0
are connected to FPGA U1 pins AJ10, AK10, and AL10, respectively. Configuration mode is
used at power-up or when the PROG pushbutton is pressed.
48
shows the power connector J18, power switch SW12, and indicator LED DS16.
J18
VCC12_P_IN
1
12V
4
12V
2
N/C
5
N/C
3
COM
6
COM
INPUT_GND
PCIe
Power
Figure 1-21: Power On/Off Switch SW15
1-2, callout 19]
shows SW9.
FPGA_PROG_B
Figure 1-22: FPGA_PROG_B Pushbutton SW9
1-2, callout 20]
www.xilinx.com
SW12
U73
1
2
3
1
4
5
6
C471
1μF
25V
3
INPUT_GND
VCC1V8
R42
4.7kΩ
0.1 W
5%
SW9
1
2
UG887_c1_22_090612
VCC12_P
8
C320
330μF
25V
7
6
5
GND
GND
UG887_c1_21_090612
4
3
GND
VC709 Evaluation Board
UG887 (v1.0) February 4, 2013
R279
1kΩ
1%
DS16

Advertisement

Table of Contents
loading

Table of Contents