Xilinx DK-V7-VC709-G User Manual page 3

Date Version
12/04/2014 1.4
UG887 (v1.4) December 4, 2014
Added MT28GU01GAAA1EGC-0SIT part number for the BPI parallel NOR flash
memory component to Table
note to Table 1-1. Updated
USER_SMA_CLOCK_N),
Updated part number in Figure
I/O standard information to
Table 1-19, and Table 1-20. Added PCIe® edge connector information after
Updated description for XADC_GPIO_3, 2, 1, 0 in
added Figure A-3. Updated
www.xilinx.com
Revision
1-1, Linear BPI Flash Memory, and References. Added a
User SMA Clock (USER_SMA_CLOCK_P and
Jitter-Attenuated Clock, I2C
1-4. Updated Figure 1-11
Table 1-4, Table 1-5, Table
Table
VC709 Board XDC Listing. Updated References.
Bus, and Power Management.
to correct net names. Added
1-6, Table 1-8, Table 1-14,
Table
1-25. Updated Table A-3
VC709 Evaluation Board
1-12.
and