Xilinx DK-V7-VC709-G User Manual page 20

Table of Contents

Advertisement

Chapter 1: VC709 Evaluation Board Features
Table 1-5: DDR3 SODIMM Socket J3 Connections to the FPGA (Cont'd)
XCVX690T (U1) Pin
BB13
AW12
AY13
AY12
BA12
AU12
AU13
AT12
AU14
AV13
AW13
AT15
AR15
AL15
AJ15
AK14
AJ12
AJ16
AL16
AJ13
AK13
AR14
AT14
AM12
AP11
AM13
AN13
AM11
AN11
AT22
AL22
AU24
20
Send Feedback
Net Name
DDR3_B_D35
DDR3_B_D36
DDR3_B_D37
DDR3_B_D38
DDR3_B_D39
DDR3_B_D40
DDR3_B_D41
DDR3_B_D42
DDR3_B_D43
DDR3_B_D44
DDR3_B_D45
DDR3_B_D46
DDR3_B_D47
DDR3_B_D48
DDR3_B_D49
DDR3_B_D50
DDR3_B_D51
DDR3_B_D52
DDR3_B_D53
DDR3_B_D54
DDR3_B_D55
DDR3_B_D56
DDR3_B_D57
DDR3_B_D58
DDR3_B_D59
DDR3_B_D60
DDR3_B_D61
DDR3_B_D62
DDR3_B_D63
DDR3_B_DM0
DDR3_B_DM1
DDR3_B_DM2
www.xilinx.com
DDR3 SODIMM Memory J3
I/O Standard
Pin Number
SSTL15
SSTL15
SSTL15
SSTL15
SSTL15
SSTL15
SSTL15
SSTL15
SSTL15
SSTL15
SSTL15
SSTL15
SSTL15
SSTL15
SSTL15
SSTL15
SSTL15
SSTL15
SSTL15
SSTL15
SSTL15
SSTL15
SSTL15
SSTL15
SSTL15
SSTL15
SSTL15
SSTL15
SSTL15
SSTL15
SSTL15
SSTL15
Pin Name
143
DQ35
130
DQ36
132
DQ37
140
DQ38
142
DQ39
147
DQ40
149
DQ41
157
DQ42
159
DQ43
146
DQ44
148
DQ45
158
DQ46
160
DQ47
163
DQ48
165
DQ49
175
DQ50
177
DQ51
164
DQ52
166
DQ53
174
DQ54
176
DQ55
181
DQ56
183
DQ57
191
DQ58
193
DQ59
180
DQ60
182
DQ61
192
DQ62
194
DQ63
11
DM0
28
DM1
46
DM2
VC709 Evaluation Board
UG887 (v1.4) December 4, 2014

Advertisement

Table of Contents
loading

This manual is also suitable for:

Vc709

Table of Contents