Table of Contents
Advertisement
Running the GTX IBERT Demonstration
the signal can result in bit errors being observed by the receiver. Sixteen in-line DC blocks
are included with the ML628 board and are provided to filter the DC component in the
signal path. To use the DC block in loopback, screw one end into to the SMA F-F adapter
and then connect the RX and TX cables to each end of the union
block to both the P and N signals of each lane where bit errors are observed.
X-Ref Target - Figure 1-21
Closing the IBERT Demonstration
To stop the IBERT demonstration:
1.
2.
More Information
Additional information on the ChipScope Pro software and GTH IBERT core can be found
in:
•
•
Running the GTX IBERT Demonstration
The GTX IBERT demonstration operates one GTX Quad at a time. This section describes
how to test GTX Quad 100. The remaining GTX Quads are tested following a similar series
of steps. The GTH IBERT demonstration is described in
Demonstration, page
Connecting the GTX Transceivers and Reference Clocks
Figure 1-22
113, 114, and 115 on the ML628 board.
Note:
20
Figure 1-21: Loopback Connection with DC Block
Close the ChipScope application by selecting File → Exit.
Note:
Do not save changes to the project.
Place the main power switch SW1 in the off position.
www.xilinx.com/support/documentation/sw_manuals/xilinx13_1/
chipscope_pro_sw_cores_ug029.pdf, UG029 - ChipScope Pro Software Cores
http://www.xilinx.com/support/documentation/ip_documentation/
chipscope_ibert_virtex6_gth.pdf, DS755 - ChipScope Integrated Bit Error Ratio Test
(IBERT) for Virtex-6 GTH.
7.
shows the locations for GTX transceiver Quads 100, 101, 102, 103, 104, 105, 112,
Figure 1-22
is for reference only and might not reflect the current revision of the board.
www.xilinx.com
(Figure
RX Coax
DC Block
TX Coax
Running the GTH IBERT
ML628 IBERT Getting Started Guide
UG806 (v1.0) May 20, 2011
1-21). Install a DC
SMA F-F Adapter
UG806_c1_21_041411
Advertisement
Table of Contents
