Mitsubishi MELSEC L Series User Manual page 340

Hide thumbs Also See for MELSEC L Series:
Table of Contents

Advertisement

Number
Name
b0 , b1, b3, b6,
b14: (Default: 0)
0: Do not
Refresh
1: Refresh
processing
b15:
selection when
0: Communication
SD778
the COM/
CCOM
instruction is
executed
1: Communication
SD781
to
SD785
Mask pattern of
IMASK
Mask pattern
instruction
SD781
to
SD793
SD794
PID limit setting
0: With limit
(for incomplete
1: Without
derivative)
SD794
to
SD795
338
Meaning
• Selects whether or not the data is refreshed when the COM,
CCOM instruction is executed.
• Designation of SD778 is made valid when SM775 turns ON.
b15
b14
refresh
SD778
with peripheral
device is
executed
with peripheral
device is
nonexecuted
The mask patterns masked by the IMASK instruction are stored
as follows.
SD781
SD782
SD785
The mask patterns masked by the IMASK instruction are stored
*1
as follows.
SD781
SD782
SD793
*1
The Q00UJCPU, Q00UCPU, and Q01UCPU cannot use
SD786 to SD793.
This register stores the limit of each PID loop as shown below.
b15
SD794
This register stores the limit of each PID loop as shown below.
limit
b15
SD794
Loop16
SD795
Loop32
Explanation
to
b6
b5
b4
b3
b2
b1
b0
0
I/O refresh
Refresh via CC-Link
Fixed to 0
Auto refresh by
intelligent function
module
Fixed to 0
Refresh via CC-Link
IE Field Network
Fixed to 0
Communication with
display unit
Execution/nonexecution
of communication with
programming tool
b15
b1
b0
l63
l49
to
l48
l79
to
l65
l64
to
to
l127
to
l113
l112
b15
b1
b0
l63
l49
to
l48
l79
to
l65
l64
to
l255
to
l241
l240
to
b8
b7
b1
Loop8
Loop2
to
b1
to
Loop2
Loop18
to
Corre-
Set by
sponding
(When
ACPU
Set)
D9
U
New
S
(During
execution)
b0
Loop1
U
b0
Loop1
Loop17
Corre-
sponding
CPU
LCPU
Q00J/Q00/
Q01
Qn(H)
QnPH
QnPRH
QnU
LCPU
Q00J/Q00
*1
/Q01
*4
Qn(H)
QnPRH
QnU
LCPU

Advertisement

Table of Contents
loading

Table of Contents