Bw_Cntl0, Offset 0X60; Bw_Cntl1, Offset 0X64; Phy_Cntl0, Offset 0X68 - ADMtek ADM5120 Datasheet

Home gateway controller
Table of Contents

Advertisement

ADM5120

4.4.25 BW_cntl0, offset 0x60

Bits
Type
Name
2:0
RW
P0tx_bwcntl
3
Reserved
6:4
RW
P0rx_bwcntl
7
Reserved
10:8
RW
P1tx_bwcntl
11
Reserved
14:12 RW
P1rx_bwcntl
15
Reserved
18:16 RW
P2tx_bwcntl
19
Reserved
22:20 RW
P2rx_bwcntl
23
Reserved
26:24 RW
P3tx_bwcntl
27
Reserved
30:28 RW
P3rx_bwcntl
31
Reserved

4.4.26 BW_cntl1, offset 0x64

Bits
Type
Name
2:0
RW
P4tx_bwcntl
3
Reserved
6:4
RW
P4rx_bwcntl
7
Reserved
10:8
RW
P5tx_bwcntl
11
Reserved
14:12 RW
P5rx_bwcntl
30:15
Reserved
31
RW
traffic shaper
mode

4.4.27 PHY_cntl0, offset 0x68

Bits
Type
Name
4:0
RW
PHY_addr
7:5
Reserved
12:8
RW
PHY_register
13
RW
WT_cmd
ADMtek Inc.
Description
Port0 transmit bandwidth control
000: disable,
001: 111: 64K/128K/256K/512K/1M/4M/10M
Second
Not Applicable
Port0 receive bandwidth control
Not Applicable
Port1 transmit bandwidth control
Not Applicable
Port1 receive bandwidth control
Not Applicable
Port2 transmit bandwidth control
Not Applicable
Port2 receive bandwidth control
Not Applicable
Port3 transmit bandwidth control
Not Applicable
Port3 receive bandwidth control
Not Applicable
Description
Port4 transmit bandwidth contro
Not Applicable
Port4 receive bandwidth control
Not Applicable
Port5 transmit bandwidth control
Not Applicable
Port5 receive bandwidth control
Not Applicable
The Transmit traffic shaper mode
1: average Inter Packet Gap (IPG) in the 1 second
period (patent pending)
0: best effort mode (default)
Description
PHY address
Not Applicable
PHY register address
Write command, self_clear
Register Description
BIT PER
Initial value
000
Initial value
0
Initial value
4-15

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the ADM5120 and is the answer not in the manual?

Questions and answers

Table of Contents