Ethernet Mac/Phy (U4) & Rj45 Connector (Rj1) - Altera Nios Cyclone II Edition Reference Manual

Ethernet
MAC/PHY (U4) &
RJ45 Connector
(RJ1)
Altera Corporation
May 2007
The LAN91C111 chip (U4) is a 10/100 Ethernet media access control and
physical interface (MAC/PHY) chip. The control pins of U4 are
connected to the FPGA so that Nios II systems can access Ethernet
networks via the RJ-45 connector (RJ1) as shown in
Nios II development tools include hardware and software components
that allow Nios II processor systems to communicate with the
LAN91C111 Ethernet device.
Figure 2–4. Ethernet RJ-45 Connector
Refer to Table 2–9 for connections between the FPGA and the MAC/PHY
device.
1
The Ethernet MAC/PHY device shares both address and data
connections with the flash memory.
Table 2–9. Ethernet MAC/PHY Pin Table
FPGA Pin U4 Pin
E26 41
J17 43
F18 40
G18 45
D18 38
E18 37
A19 42
B19 46
D20 35
D14 36
Y15 34
AA15 29
Reference Manual
U4
RJ1
Pin Function
Address Enable
Synchronous Ready
VL Bus Access
Local Device
IO Char Ready
Address Strobe
Local Bus Clock
Ready/Return
Bus Cycle
Write/Read
Bus Chip Select
Interrupt
Nios Development Board Cyclone II Edition
Board Components
Figure 2–4. The
Board Net Name (1)
enet_aen
enet_srdy_n
enet_vlbus_n
enet_ldev_n
enet_iochrdy
enet_ads_n
enet_lclk
enet_rdyrtn_n
enet_cycle_n
enet_w_r_n
enet_datacs_n
enet_intr0
2–13