Plc5, Slc500, And Micrologix (Pccc); Configuration - Banner iVu Plus BCR Gen2 Series Instruction Manual

reserved reserved reserved
Command
ACK
Read-only Status Bits are outputs from the iVu BCR (inputs to the PLC or HMI). They are used to report the basic status of
the iVu BCR and the last inspection run. This information is available as Input Registers or Holding Registers. Use either
function code 04 (Read Input Registers) or function code 03 (Read Holding Registers). The same data can also be read from
Inputs (10000) using Modbus function code 02 (Read Input Status).
Table 20: Status Bits: PLC Input Register 2 or Holding Register 1002, also Inputs 10017-32
Input 32 Input 31 Input 30 Input 29
Bit 15 Bit 14 Bit 13 Bit 12
Execution System Teach Missed
Error Error Error Trigger

14.6 PLC5, SLC500, and MicroLogix (PCCC)

Allen-Bradley's PLC5, SLC 500, and MicroLogix family of devices uses PCCC communications protocol.
PCCC is also known as EtherNet/IP transport class 3 and uses explicit Read and Write message commands, or EIP
messaging, placed into the ladder logic program, to interface with the Safety Controller.
These PLCs do not support cyclic EtherNet/IP IO data transfer (referred to as EtherNet/IP in this manual). The programming
software used by these PLCs is RSLogix 5 (PLC5) or RSLogix 500 (SLC500 and MicroLogix series).
The iVu BCR supports these PLCs using input and output register arrays.
The Output bits, ACK bits and Input bits bit definitions are the same as defined in
"Input" and "Output" are from the point of view of the PLC.

14.6.1 Configuration

The following images represent a typical configuration.
reserved reserved reserved reserved
Input 28 Input 27 Input 26 Input 25
Bit 11 Bit 10 Bit 9 Bit 8
reserved reserved reserved reserved
www.bannerengineering.com - Tel: + 1 888 373 6767
reserved reserved
Set BCR Set BCR
Mask String
ACK ACK
Input 24 Input 23 Input 22 Input 21
Bit 7 Bit 6 Bit 5 Bit 4
Output 3 Output 2 Output 1 reserved
Input and Output Bits
iVu Plus BCR Gen2 Series Sensor
Gated Trigger Teach Product
Trigger ACK Latch Change
ACK ACK ACK
Input 20 Input 19 Input 18 Input 17
Bit 3 Bit 2 Bit 1 Bit 0
Ready Read/No Pass/Fail Ready
Latch Read
(p. 122). The terms
123