Intel Quark SE Series Platform Manual page 38





 Serial clock frequencies up to 16 MHz
 4-bit to 32-bit frame size
 Configurable Clock Polarity and Clock Phase
 Hardware Handshake Interface to support DMA capability
 Interrupt Control
 FIFO mode support with 16B deep TX and RX FIFOs
The following is a list of the SPI slave features:
 One SPI slave interface
 Frame formats:



 Transfer modes:




 Serial clock frequencies up to 3.2 MHz
 4-bit to 32-bit frame size
 Configurable Clock Polarity and Clock Phase
 Hardware Handshake Interface to support DMA capability
 Interrupt Control

FIFO mode support with 16B deep TX and RX FIFOs
Intel® Quark™ SE Microcontroller C1000
Platform Design Guide
38
Transmit and Receive
Transmit Only
Receive Only
EEPROM Read
Motorola* SPI
Texas Instruments* SSP
National Semiconductor Microwire*
Transmit and Receive
Transmit Only
Receive Only
EEPROM Read
§
Document Number: 334715-004EN
SPI
June 2017