Z8 Microcontrollers
Instruction Descriptions and Formats
DEC
Decrement
DEC dst
Instruction Format:
Operation:
dst <— dst - 1
The contents of the destination operand are decremented by one.
Flags:
C:
Unaffected
Z:
Set if the result is zero; cleared otherwise
S:
Set if the result of bit 7 is set (negative); cleared otherwise
V:
Set if arithmetic overflow occurs; cleared otherwise
D:
Unaffected
H:
Unaffected
Note:
Address modes R or IR can be used to specify a 4-bit Working Register. In this format, the destination Working
Register operand is specified by adding 1110B (EH) to the high nibble of the operand. For example, if Working
Register R12 (CH) is the destination operand, then ECH will be used as the destination operand in the Op Code.
Example:
If Working Register R10 contains 2A%, the statement:
leaves the value 29H in Working Register R10. The Z, V, and S Flags are cleared.
Example:
If Register B3H contains CBH, and Register CBH contains 01H, the statement:
leaves the value 00H in Register CBH. The Z Flag is set, and the V and S Flags are cleared.
12-26
DEC R10
Op Code: 00 EA
DEC @B3H
Op Code: 01 B3
ZiLOG
DEC
DECREMENT
UM001601-0803
Need help?
Do you have a question about the Z8 and is the answer not in the manual?
Questions and answers