Tandy 1000 HX Technical Reference Manual page 174

Table of Contents

Advertisement

Instruction Set (cont)
Mnemonic
Branch (cont)
JTOaddr
JT1 addr
JZaddr
Control
EN I
DISI
ENTO CLK
SEL MBO
SEL MB1
SEL RBO
SEL RB1
Data Moves
MOV A, # data
MOV A, Rr
MOV A, @ Rr
MOV A, PSW
MOV Rr, # data
MOV Rr, A
MOV @ Rr, A
MOV @ Rr,
#data
MOV PSW, A
MOVPA, @A
MOVP3A,@A
Function
(PC
0
-PC
7
) ^
addr if TO = 1
(PC) — ( P C ) + 2 if TO = 0
(PC0-PC7) — addr if T1 = 1
(PC) — (PC) + 2 if T1 = 0
(PC
0
-PC
7
) — addr if A = 0
(PC) — (PC) + 2 if A = 1
(DBF) — 0
(DBF) — 1
(BS) — 0
(BS) — 1
(A) — data
(A) — (Rr); r = 0-7
(A) — ((Rr)); r = 0-1
(A) — (PSW)
(Rr) — data; r = 0-7
(Rr) — ( A ) ; r = 0-7
((Rr)) — (A); r = 0-1
((Rr)) — data; r = 0-1
(PSW) — (A)
(PC0-PC7) — (A)
(A) —((PC))
(PC0-PC7) — (A)
(PC
8
-PC
10
) — 011
(A) —((PC))
Description
Jump to specified address if test 0 is a 1.
Jump to specified address if test 1 is a 1.
Jump to specified address if accumulator is 0.
Enable the external interrupt input.
Disable the external interrupt input.
Enable the clock output pin TO.
Select bank 0 (locations 0-2047) of program memory.
Select bank 1 (locations 2048-4095) of program memory.
Select bank 0 (locations 0-7) of data memory.
Select bank 1 (locations 24-31) of data memory.
Move immediate the specified data into the accumulator.
Move the contents of the designated registers into the
accumulator.
Move indirect the contents of data memory location into the
accumulator.
Move contents of the program status word into the
accumulator.
Move immediate the specified data into the designated
register.
Move accumulator contents into the designated register.
Move indirect accumulator contents into data memory location.
Move immediate the specified data into data memory.
Move contents of accumulator into the program status word.
Move data in the current page into the accumulator.
Move program data in page 3 into the accumulator.
D7
0
a7
0
a7
1
a7
0
0
0
1
1
1
1
0
d
7
1
1
1
1
d
7
1
1
1
d
7
1
1
1
D
6
0
ae
1
ae
1
ae
0
0
1
1
1
1
1
0
de
1
1
1
0
de
0
0
0
de
1
0
1
Operation Cod*
l>5
1
as
0
as
0
as
0
0
1
1
1
0
0
1
d
5
1
1
0
1
ds
1
1
1
ds
0
1
1
D
4
1
84
1
a
4
0
84
0
1
1
0
1
0
1
0
d
4
1
1
0
1
d
4
0
0
1
d
4
1
0
0
D3
0
a3
0
a3
0
a
3
0
0
0
0
0
0
0
0
d
3
1
0
0
1
d
3
1
0
0
d
3
0
0
0
D
2
1
a
2
1
a
2
1
a
2
1
1
1
1
1
1
1
0
d
2
r
0
1
r
d
2
r
0
0
d
2
1
0
0
Di
1
ai
1
ai
1
ai
0
0
0
0
0
0
0
1
di
r
0
1
r
di
r
0
0
di
1
1
1
»O
0
ao
0
ao
0
ao
1
1
1
1
1
1
1
1
do
r
r
1
r
do
r
r
1
do
1
1
1
Cycles
2
2
2
1
1
1
1
1
1
1
2
1
1
1
2
1
1
2
1
2
2
Bytes
2
2
2
1
1
1
1
1
1
1
2
1
1
1
2
1
1
2
1
1
1
C
Flags
AC
FO
F1

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents