Mitsubishi Electric WS0-CPU0 Operating Manual page 222

Melsec ws series, safety controller setting and monitoring tool
Table of Contents

Advertisement

Chapter 9
Note
Figure 201:
Valid muting sequence
using the configuration basic
setting (C1 input: without,
Override input: without,
Conveyor input: without)
219
Logic programming – Function blocks
Where ...
L
= Distance between the sensors (layout symmetrical to the detection area of
1
the ESPE)
L
= Length of material in conveyor direction
3
v
= Velocity of the material (e.g. of the conveyor belt)
t
= Set total muting time [s]
T
, T
IN Light curtain
IN Muting sensor
in the MELSEC-WS safety controller (See the Safety Controller User's Manual.)
 The material can be moved in both directions or a fixed direction of transportation
can be defined for it as follows:
– With the optional input C1. If used, the C1 input always has to be activated
before both muting sensors of the first sensor pair (e.g. A1 and A2) become High.
– By means of the Direction detection configuration parameter
 In parallel layout, the position of the muting sensors also determines the width of
the permissible object. The objects always have to pass the muting sensors with an
identical width.
 Optical probes and all types of non-optical sensors can be used for this application.
Use sensors and probes with background suppression.
 Avoid mutual interference of the sensors.
 Increase the protection against manipulation and the safety level by using the
following configurable functions:
– concurrency monitoring
– monitoring of the total muting time
– muting end via ESPE
 Information on wiring can be found in Section 9.10.3.
The function block requires that a valid muting sequence takes place. Figure 201
shows an example of a valid muting sequence based on the basic parameter setting
for this function block.
Sequence/timing diagram
= Response time of the light curtain or the muting sensors

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Ws0-cpu1Sw1dnn-ws0adr-bWs0-cpu3

Table of Contents