Adjustable On-Delay Timer - Mitsubishi Electric WS0-CPU0 Operating Manual

Melsec ws series, safety controller setting and monitoring tool
Table of Contents

Advertisement

Chapter 9
Figure 142:
Function block diagram for
the Adjustable on-delay
timer function block
Table 68:
Parameters of the

Adjustable on-delay timer

function block
Figure 143:
Sequence/timing diagram
for the Adjustable on-delay
timer function block with On
delay time 1 and On delay
time 2
161
Logic programming – Function blocks
9.8.6
Adjustable on-delay timer
Function block diagram
General description
The Adjustable on-delay timer function block delays the switching-on of the Enable
output by an adjustable duration. Four individual delay times can be configured, each
of which can be activated via a related Delay input. The overall delay is the sum of all
activated delay times.
Parameters of the function block
Parameter
0 = disabled.
On delay time 1
0 to 600 seconds in steps of 10 ms.
On delay time 2
If the value is not 0, the related input is activated. In this case, the value
On delay time 3
has to be greater than the logic execution time.
The overall delay (sum of all delay times) is limited to 600 seconds.
On delay time 4
The timer begins with the delay sequence when a rising edge (Low to High) occurs at
the Control input. If the timer has expired after the selected overall delay period, the
Enable output changes also to High, provided the Control input remains High. If the
Control input changes to Low, the Enable output is set to Low immediately and the
delay timer is reset.
If during a running delay sequence any Delay input changes its value, the Time
changed output changes to High and remains High until the Control input becomes
Low again.
The effective overall delay time depends on the Delay inputs that were High at the
moment when the rising edge at the Control input has occurred. This means that a
change on the Delay inputs during a delay sequence has no effect on the current
delay sequence.
If the Control input is High in the first logic cycle after transition from the Stop state to
the Run state, the Enable output becomes High immediately without delay.
Sequence/timing diagram
Possible values

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Ws0-cpu1Sw1dnn-ws0adr-bWs0-cpu3

Table of Contents