Register Abbreviations - Intel 21555 User Manual

Non-transparent pci-to-pci bridge
Table of Contents

Advertisement

Preface
1.5

Register Abbreviations

When a register is associated with the primary interface, its name is preceded with Primary. When a register is
associated with the secondary interface, its name is preceded with Secondary. When a register is shared by both
interfaces, it is not preceded with Primary or Secondary. The byte offsets at which each register can be accessed
from each interface are listed in each register description.
Table 2
lists the register access abbreviations.
Table 2.

Register Abbreviations

Access Type
DCA
DCD
DIA
DID
R
R/W
R/W1TC
R/W1TS
R0TS
R/(WS)
R/(WP)
UCA
UCD
UIA
UID
W1TL
14
Downstream configuration address.
Downstream configuration data.
Downstream I/O address.
Downstream I/O data
Read only. Writes have no effect.
Read/Write.
Read. Write 1 to clear.
Read. Write 1 to set.
Read 0 to set.
Read. Write from secondary interface only. Primary bus writes have no effect.
Read. Write from primary interface only. Secondary bus writes have no effect.
Upstream configuration address.
Upstream configuration data.
Upstream I/O address.
Upstream I/O data.
Write 1 to load.
21555 Non-Transparent PCI-to-PCI Bridge User Manual
Description

Advertisement

Table of Contents
loading

Table of Contents