Dma Controller (Dmac) Registers - Fujitsu MB91460 SERIES FR60 User Manual

2. DMA Controller (DMAC) Registers

This section describes the configuration and functions of the registers used by the DMA control-
ler (DMAC).
■ DMA Controller (DMAC) registers
Figure 2-1"DMA Controller (DMAC) Registers" shows the registers of the DMA controller (DMAC).
(bit)
31 24
ch.0
ch.0
ch.1
ch.1
ch.2
ch.2
ch.3
ch.3
ch.4
ch.4
ch.0
ch.0
ch.1
ch.1
ch.2
ch.2
ch.3
ch.3
ch.4
ch.4
■ Notes on Setting Registers
When the DMA controller (DMAC) is set, some bits need to be set while DMA is stopped. If they are set while
DMA is in progress (during transfer), correct operation cannot be guaranteed.
An asterisk following a bit when its function is described later indicates that the operation of the bit is affected if it
is set during DMAC transfer. Rewrite this bit while DMAC transfer is stopped (start is disabled or temporarily
stopped).
Figure 2-1 DMA Controller (DMAC) Registers
23 16 15 08 07 00
Control/status register A
Control/status register B
Control/status register A
Control/status register B
Control/status register A
Control/status register B
Control/status register A
Control/status register B
Control/status register A
Control/status register B
All-channel control register
Transfer source address register
Transfer destination address register
Transfer source address register
Ttransfer destination address register
Transfer source address register
Transfer destination address register
Transfer source address register
Transfer destination address register
Transfer source address register
Transfer destination address register
Chapter 26 DMA Controller
2.DMA Controller (DMAC) Registers
(DMACA0)
(DMACB0)
(DMACA1)
(DMACB1)
(DMACA2)
(DMACB2)
(DMACA3)
(DMACB3)
(DMACA4)
(DMACB4)
(DMACR)
(DMASA0)
(DMADA0)
(DMASA1)
(DMADA1)
(DMASA2)
(DMADA2)
(DMASA3)
(DMADA3)
(DMASA4)
(DMADA4)
335