Table of Contents
Advertisement
9. Addressing
Address space is 32-bit linear.
■ Map
0000 0000
0000 0100
0000 0200
0000 0400
000F FC00
000F FFFF
FFFF FFFF
FR60's logical address space is 4GB (2
■ Direct Addressing Area
The following areas are used for I/O.
These spaces are referred to as direct addressing area where you can specify direct operand address by the
instruction.
These direct areas vary by data size to be accessed.
•
Byte access
•
Half-word access : 0 - 1FF
•
Word access
Figure 9-1 Map
H
Byte data
H
Half-word data
H
Word data
H
H
Vector table
H
H
32
addresses), CPU accesses the data linearly.
: 0 - 0FF
H
H
: 0 - 3FF
H
Direct addressing area
Chapter 4 CPU Architecture
9.Addressing
111
Advertisement
Table of Contents
