Or Not: Or Not - Omron CP - PROGRAMMING MANUAL 05-2007 Programming Manual

Cp1h/cp1l cpu unit
Table of Contents

Advertisement

Sequence Input Instructions
Description
Flags
Precautions
Example
3-2-6

OR NOT: OR NOT

Purpose
Ladder Symbol
98
OR is used for a normally open bit connected in parallel. A normally open bit
is configured to form a logical OR with a logic block beginning with a LOAD or
LOAD NOT instruction (connected to the bus bar or at the beginning of the
logic block). If there is no immediate refreshing specification, the specified bit
in I/O memory is read. If there is an immediate refreshing specification, the
status of the CPU Unit's input terminal is read.
There are no flags affected by this instruction.
Differentiate up (@) or differentiate down (%) can be specified for OR. If differ-
entiate up (@) is specified, the execution condition is turned ON for one cycle
only after the status of the operand bit goes from OFF to ON. If differentiate
down (%) is specified, the execution condition is turned ON for one cycle only
after the status of the operand bit goes from ON to OFF.
Immediate refreshing (!) can be specified for OR. An immediate refresh
instruction updates the status of the input bit for a CPU Unit built-in input just
before the instruction is executed.
For OR, it is possible to combine immediate refreshing and up or down differ-
entiation (!@ or !%). If either of these is specified, the input is refreshed from
the CPU Unit just before the instruction is executed and the execution condi-
tion is turned ON for one cycle only after the status of the operand bit goes
from OFF to ON, or from ON to OFF.
0.00
0.01
0.02
0.03
Instruction
LD
AND
AND
OR
AND
LD
AND
OR NOT
AND LD
OUT
Reverses the status of the specified bit and takes a logical OR with the current
execution condition.
Bus bar
0.04
0.05
0.06
0.07
Operand
0.00
0.01
0.02
0.03
0.04
0.05
0.06
0.07
---
100.00
Section 3-2
100.00

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents