Omron SYSMAC CS1W-CLK13 Operation Manual page 340

Optical ring controller link units, h-pcf/gi cable
Table of Contents

Advertisement

Memory Areas
• Chain Type
15
N+12
N+13
N+14
N+15
N+16
N+17
N+18
N+19
N+20
N+21
N+22
16
15
N+23
32
31
N+24
48
47
N+25
Words N+22 through N+25 register nodes that will participate in the data links. The numbers shown in the
table are the node addresses. The bit status for each node address indicates whether the node is to partic-
ipate in the data links.
ON (1): Participate
OFF (0): Not participate
CVM1 and CV-series PLCs
Auxiliary Area
Word(s)
Bit(s)
A001
00 to 15
A015
00 to 15
A302
00 to 15
A401
12
A402
03
07
A405
00 to 15
A410
00 to 15
A422
00 to 15
A427
00 to 15
A502
00 to 07
08 to 15
A503 to A510
00 to 15
CPU Bus Unit Restart Bits
Bits A00100 through A00115 can be turned ON to reset CPU Bus Units number #0 through #15, respectively.
The Restart Bits are turned OFF automatically when restarting is completed.
Do not turn these bits ON and OFF in the program; manipulate them from the CVSS.
CPU Bus Service Disable Bits
Bits A01500 through A01515 can be turned ON to stop service to CPU Bus Units numbered #0 through #15,
respectively. Turn the appropriate bit OFF again to resume service to the CPU Bus Unit.
CPU Bus Unit Initializing Flags
Bits A30200 through A30215 turn ON while the corresponding CPU Bus Units (Units #0 through #15, respec-
tively) are initializing.
1:N allocation type setting (Set value 0003 = Chain type)
Rightmost 4 digits of area start word (BCD)
Area
Number of common send words in master node (BCD)
Number of receive and send words per node (BCD)
0000 (Reserved area)
0000 (Reserved area)
0000 (Reserved area)
0000 (Reserved area)
First word to store data link status (bit-access area) (BCD)
14
13
12
11
10
30
29
28
27
26
46
45
44
43
42
62
61
60
59
58
Function
CPU Bus Unit Restart Bits
CPU Bus Service Disable Bits
CPU Bus Unit Initializing Flags
CPU Bus Error Flag
CPU Bus Unit Setting Error Flag
CPU Bus Unit Error Flag
CPU Bus Unit Error Unit Number
CPU Bus Unit Duplicate Number
CPU Bus Unit Error Unit Number
CPU Bus Unit Setting Error Unit Number
Port #0 to #7 Enabled Flags
Port #0 to #7 Execute Error Flags
Port #0 to #7 Completion Codes (See page 156.)
8
7
Leftmost digit of area start word (BCD)
9
8
7
6
5
25
24
23
22
21
41
40
39
38
37
57
56
55
54
53
Appendix A
0
4
3
2
1
20
19
18
17
36
35
34
33
52
51
50
49
317

Advertisement

Table of Contents
loading

Table of Contents