Juniper MX104 Hardware Manual page 48

3d universal edge router
Hide thumbs Also See for MX104:
Table of Contents

Advertisement

MX104 3D Universal Edge Router Hardware Guide
32
Table 13: Protocols and Applications Supported by MX104
Routers (continued)
Protocol or Application
RADIUS Authentication
Control plane DOS prevention
High Availability Features
MPLS FRR
Graceful Routing Engine Switchover (GRES)
Virtual Router Redundancy Protocol(VRRP)
ATM Transport
ATM Cell-Relay Pseudowire
RFC4717 ATM encapsulation: S6.1 ATM N to one cell mode (required
as per standard)
Layer 2 Circuit AAL5 Transport Mode
ATM PWE3 control word
ATM PWE3 by means of dynamic labels
ATM Cell Relay Pseudowire VPI/VCI Swapping
ATM idle/unassigned cell suppression
ATM support for N to 1 PW promiscuous mode: 1 PW per port and 1
PW per VPI
Cell concatenation (1 to 30 cells per packet)
Packet/byte counters per VP and VC
Inverse multiplexing over ATM(ATM IMA)
ATM Encapsulation
Layer 2 Circuit AAL5 Transport Mode
ATM Queuing
ATM Traffic-Shaping Profile (CBR, nrt-VBR, UBR) to the UNI
MAP ATM service categories to PW EXP bits
Input policing per VC
MX104
13.2R2
13.2R2
13.2R2
13.2R2
13.2R2
13.2R2
13.2R2
13.2R2
13.2R2
13.2R2
13.2R2
13.2R2
13.2R2
13.2R2
13.2R2
13.2R2
13.2R2
13.2R2
13.2R2
13.2R2
Copyright © 2014, Juniper Networks, Inc.

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents