Commodore 128 Programmer's Reference Manual page 606

596 COMMODORE 128
RQO
RQ3
Bit 7 | Bit 6 | Bit 5
Bit Bi t 3
HorIzon tol To to 1
Bit
"BTT
Bit 9
Hor i zon to 1 spl c
Verticol Sync Width
Horizontol Sync Position
\uuuuuum '
Verticol Totol
Horizontol Sync Width
Verticol Dlsployed
Po
Verticol Totol Rdjust
Verticol Sync Position
■WWffffWVmVVVft'ft'WH'H'ft'W'ffffW
rsor Mode1
R12
R13
RIM
R15
R16
R17
R18
R19
R2G
R21
R22
R21
R25
R26
R27
R28
R29
R30
R31
R32
R33
R3U
R35
R36
iiiiii
In terloce Mode
aracterI o tol Verticol
Cursor btort been Line
oy Start Hddress (Hi9"nT~
Lursor tnd bcon Line
Display Start Hddress (Lon
Cursor Position IHTgKT
Cursor Pos i 11 on (Low)
Light Pen Verticol
Light Pen Hor i zonto1
■ ■ | ■ f III I ■ -F1
Updote Locotior
Update Locotlo
(High)
(Low)
Character I otal-Horizontal
flttribute Start Hddress (HigTTT
Pttribute Stort Hddress ILow)
Rev Screen
h/Text fltrb Enb
Senlgroph
Foreground Co 1 or
Choroc ter Uisployed-Horizontol
Chorocter Disployed-Vertlco1
t i co1 Snoo th Scrol1
Pix Ubl
Chorocter bet Hddress
Hddress Increnent per Ro
* i zon to 1
Bockc
tf
7IK
bmooth bcrol
lund Co 1 or
umjuuumAmAmim.imMuuuumjsiim.iuummm.iuui
■nvivivivivivivivwivw.
u.iuuuummumhAuuuum
Word Count (coun t-1)
CPU Reod/Hrite Uote
Block Copy bource Hddress IHigh)
block Copy Source Hddress (Low)
Uisploy Lnoble BeglrT"
Display enable tnd
DRHM Refresh per bcon Line
Figure 16-11. 8563 Register Map
u
LJ
0
SIGNAL DESCRIPTION
There are many different signals involved with the 8563 chip, but they can be divided
into three general categories. The CPU interface signals serve as an interface to the 8502
bus. The local bus management signals serve to maintain the local memory bus. Finally,
the video interface signals are the signals that are necessary to provide an RGBI image
on an RGBI monitor. The 8563 pin configuration is shown in Figure 16-12.
THE CPU INTERFACE
The 8563 chip interfaces to the 8502 bus using a minimum of signals. This is due
mainly to the local memory used by the 8563. The CPU interface signals are as follows:
■ D0-D7: Bidirectional data bus allowing data to be passed between the 8563
and 8502. Found on pins 18 to 13, 11 and 10.
■ CS: Chip select input. This input must be high for selection and proper
operation of the chip. Located at pin 4.
■ /CS: Chip select input. This input must be low for selection and proper
operation of the chip. Located at pin 7.
Lj
I )
u
LJ
L.