Cache Data - Intel BX80569Q9550 - Core 2 Quad 2.83 GHz Processor Datasheet

Intel itanium processor quad-core 1.86-1.73 ghz with 24 mb l3 cache 9350, intel itanium processor quad-core 1.73-1.60 ghz with 20 mb l3 cache 9340, intel itanium processor quad-core 1.60-1.46 ghz with 20 mb l3 cache 9330, intel itanium processor quad-core
Hide thumbs Also See for BX80569Q9550 - Core 2 Quad 2.83 GHz Processor:
Table of Contents

Advertisement

6.4.4.5
Maximum Memory Transfer Rate
Offset 39h-3Bh provides maximum memory transfer rate on the Intel
Memory Interconnect (Intel
processors and Intel
transfer rate. Six 4-bit BCD digits are used to provide the maximum transfer rate in
MT/s.
Example: A speed of 4.8 GT/s is shown as 004800h.
6.4.4.6
Minimum Memory Transfer Rate
Offset 3Ch-3Eh provides minimum "operating" memory transfer rate on the Intel
Scalable Memory Interconnect. Six 4-bit BCD digits are used to provide the minimum
transfer rate in MT/s.
6.4.4.7
Uncore Voltage
Offset 3Fh-40h is the nominal processor Uncore voltage for this part, rounded to the
next thousandthin mV and reflected in BCD.
Example: 1200 mV is stored as 3Fh: 00h, 40h: 12h.
6.4.4.8
Uncore Voltage Tolerance
Offset 41h and 42h contain the Uncore voltage tolerances, high and low respectively.
These use a decimal to Hexadecimal conversion. Example: 20 mV tolerance would be
saved as 14h.
6.4.5

Cache Data

This section contains cache related data.
6.4.5.1
L3 Cache Size
Offset 46h-47h is the L3 cache size field. The field reflects the size of the level three
cache in MBytes in bcd format.
Example: The Intel
offsets 46h & 47h will contain 24 & 00 respectively.
6.4.5.2
Cache Voltage
Offset 48h-49h is the nominal processor cache voltage for the Intel
Processor 9300 Series processor, rounded to the next thousandth, in mV and is
reflected in bcd.
These fields are RESERVED for the Intel
6.4.5.3
Cache Voltage Tolerance
Offset 4Ah and 4Bh contain the cache voltage tolerances, high and low respectively.
These use a decimal to Hexadecimal conversion.
Example: 20 mV tolerance would be saved as 14h.
These fields are RESERVED for the Intel
154
®
SMI). Systems may need to read this offset to decide if
®
75xx Scalable Memory Buffers support the same Intel
®
®
Itanium
Processor 9300 Series has a 24 MB L3 cache. Thus,
®
Itanium
®
Itanium
®
Intel
Itanium
System Management Bus Interface
®
®
®
Processor 9500 Series.
®
Processor 9500 Series.
®
Processor 9300 Series and 9500 Series Datasheet
Scalable
®
SMI
®
®
Itanium

Advertisement

Table of Contents
loading

This manual is also suitable for:

Itanium 9300 seriesItanium 9500 series

Table of Contents