Quectel SG865W Series Hardware Design page 55

Table of Contents

Advertisement

USB0_SS0_TX_M
USB0_SS1_RX_P
USB0_SS1_RX_M
USB0_SS1_TX_P
USB0_SS1_TX_M
USB_CC1
USB_CC2
DP_AUX_P
DP_AUX_M
USB_SBU1
USB_SBU2
USB1_DP
USB1_DM
USB1_SS_TX_P
USB1_SS_TX_M
USB1_SS_RX_P
USB1_SS_RX_M
SG865W_Series_Hardware_Design
USB0 3.1 channel 0 SuperSpeed
407
AO
transmit (-)
USB0 3.1 channel 1 SuperSpeed
424
AI
receive (+)
USB0 3.1 channel 1 SuperSpeed
425
AI
receive (-)
USB0 3.1 channel 1 SuperSpeed
418
AO
transmit (+)
USB0 3.1 channel 1 SuperSpeed
419
AO
transmit (-)
408
AI
USB Type-C detect 1
402
AI
USB Type-C detect 2
431
AIO
DisplayPort auxiliary channel (+)
437
AIO
DisplayPort auxiliary channel (-)
420
DI
USB Type-C side band use 1
414
DI
USB Type-C side band use 2
416
AIO
USB1 2.0 differential data (+)
417
AIO
USB1 2.0 differential data (-)
428
AO
USB1 3.1 SuperSpeed transmit (+)
422
AO
USB1 3.1 SuperSpeed transmit (-)
405
AI
USB1 3.1 SuperSpeed receive (+)
411
AI
USB1 3.1 SuperSpeed receive (-)
Smart Module Series
90 Ω differential
impedance.
USB 2.0 standard
compliant.
90 Ω differential
impedance.
USB 3.1 standard
compliant.
54 / 117

Advertisement

Table of Contents
loading

Table of Contents