Quectel SG865W Series Hardware Design page 27

Table of Contents

Advertisement

USB0_SS1_TX_M
419
USB_CC1
408
USB_CC2
402
USB1_DP
416
USB1_DM
417
USB1_SS_TX_P
428
USB1_SS_TX_M
422
USB1_SS_RX_P
405
USB1_SS_RX_M
411
DP_AUX_P
431
DP_AUX_M
437
USB_SBU1
420
USB_SBU2
414
Audio Interface
Pin Name
Pin No.
WSA1_EN
45
WSA2_EN
51
WSA_SWR_CLK
43
WSA_SWR_DATA
49
WCD_RST
88
SG865W_Series_Hardware_Design
USB0 3.1 channel 1
AO
SuperSpeed transmit
(-)
AI
USB Type-C detect 1
AI
USB Type-C detect 2
USB1 2.0 differential
AIO
data (+)
USB1 2.0 differential
AIO
data (-)
USB1 3.1
AO
SuperSpeed transmit
(+)
USB1 3.1
AO
SuperSpeed transmit
(-)
USB1 3.1
AI
SuperSpeed receive
(+)
USB1 3.1
AI
SuperSpeed receive
(-)
DisplayPort auxiliary
AIO
channel (+)
DisplayPort auxiliary
AIO
channel (-)
USB Type-C side
DI
band use 1
USB Type-C side
DI
band use 2
I/O
Description
DO
WSA enable 1
DO
WSA enable 2
WSA SoundWire
DO
clock
WSA SoundWire
DIO
data
DO
WCD reset
90 Ω differential impedance.
USB 2.0 standard compliant.
90 Ω differential impedance.
USB 3.1 standard compliant.
DC Characteristics
Comment
Smart Module Series
26 / 117

Advertisement

Table of Contents
loading

Table of Contents