Table of Contents
Advertisement
Using the Delay mode of the pulse generator channel 1, position the pulses
10
according to the setup/hold combination selected, +0.0 ps or −100 ps.
a On the Oscilloscope, select [Define meas] Define ∆ Time - Stop edge: falling.
b On the oscilloscope, select [Shift] - width: channel 2, then select [Enter] to verify the
clock signal pulse width (- width(2)). If the pulse width is outside the limits, adjust the
pulse generator channel 2 width until the clock pulse width is 3.480 ns, +20 ps or -80
ps.
c On the oscilloscope, select [Shift] ∆ Time. Select Start src: channel 1, then select
[Enter] to display the setup time (∆ Time(1)-(2)).
d Adjust the pulse generator channel 1 Delay until the pulses are aligned according the
the setup time of the setup/hold combination selected, +0.0 ps or -100 ps.
Select the clock to be tested.
11
a In the Master Clock menu, select the clock field to be tested, then select the clock
edge as indicated in the table. The first time through this test, use the top clock and
edge.
Clocks
J↓
K↓
L↓
M↓
N↓
P↓
b Connect the clock to be tested to the pulse generator channel 2 output.
c Select Done to exit the Master Clock menu (see illustration next page).
To test the single-clock, single-edge, state acquisition (logic analyzer)
Testing Performance
3–35
Advertisement
Table of Contents
