Chapter 1
ARM DSTREAM System Design Guidelines
This contains information on developing ARM
(PCBs) that can be debugged using ARM DSTREAM
It contains the following sections:
•
1.1 About adaptive clocking to synchronize the JTAG port on page
•
1.2 Reset signals on page
•
1.3 ASIC guidelines on page
•
1.4 PCB guidelines on page
ARM 100956_0527_00_en
1-16.
1-18.
1-20.
Copyright © 2010–2012, 2015–2017 ARM Limited or its affiliates. All rights reserved.
Non-Confidential
architecture-based devices and Printed Circuit Boards
®
.
™
1-13.
1-12