Xilinx Virtex-7 FPGA VC7215 Getting Started Manual page 36

Characterization kit ibert
Hide thumbs Also See for Virtex-7 FPGA VC7215:
Table of Contents

Advertisement

10. Back in the Manage IP window
IBERT IP and select Open IP Example Design
the design and press OK, A Generate Output Products window opens. Leave the defaults
unchanged, and press Generate. The design opens in a new Vivado window.
X-Ref Target - Figure 1-27
VC7215 Getting Started Guide
UG970 (Vivado Design Suite v2015.1) April 27, 2015
(Figure
1-22), in the Sources window, right-click the
Figure 1-27: Open IP Example Design
www.xilinx.com
Chapter 1: VC7215 IBERT Getting Started Guide
(Figure
1-27). Specify a location to save
36
Send Feedback

Advertisement

Table of Contents
loading

Table of Contents