Alinx ZYNQ7000 FPGA User Manual page 11

Hide thumbs Also See for ZYNQ7000 FPGA:
Table of Contents

Advertisement

ZYNQ FPGA Development Board AC7010/AC7020 User Manual
Figure 4-1: Overall Block Diagram of the ZYNQ7000 Chip
The main parameters of the PS system part are as follows:
 ARM dual-core CortexA9-based application processor, ARM-v7
architecture, up to 800MHz
 32KB level 1 instruction and data cache per CPU, 512KB level 2 cache
2 CPU shares
On-chip boot ROM and 256KB on-chip RAM
 External storage interface, support 16/32 bit DDR2, DDR3 interface
 Two Gigabit NIC support: divergent-aggregate DMA, GMII, RGMII,
SGMII interface
 Two USB2.0 OTG interfaces, each supporting up to 12 nodes
 Two CAN2.0B bus interfaces
 Two SD card, SDIO, MMC compatible controllers
 2 SPIs, 2 UARTs, 2 I2C interfaces
 4 sets of 32bit GPIO, 54 (32+22) as PS system IO, 64 connected to PL
 High bandwidth connection within PS and PS to PL
11 / 40
Amazon Store: https://www.amazon.com/alinx

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the ZYNQ7000 FPGA and is the answer not in the manual?

Questions and answers

Subscribe to Our Youtube Channel

This manual is also suitable for:

Ac7010Ac7020

Table of Contents