Xilinx ZC702 User Manual page 37

For the zynq-7000 xc7z020 soc
Hide thumbs Also See for ZC702:
Table of Contents

Advertisement

Table 1-17
lists the connections between the codec and the XC7Z020 SoC.
Table 1-17: XC7Z020 SoC to HDMI Codec Connections (ADV7511)
XC7Z020 (U1) Pin
AB21
AA21
AB22
AA22
V19
V18
V20
U20
W21
W20
W18
T19
U19
R19
T17
T16
T18
R15
L16
H15
R18
U14
H20
Table 1-18
lists the connections between the codec and the HDMI receptacle P1.
Table 1-18: ADV7511 to HDMI Receptacle Connections
ADV7511 (U40)
36
35
40
39
43
ZC702 Board User Guide
UG850 (v1.7) March 27, 2019
Net Name
I/O Standard
HDMI_D0
HDMI_D1
HDMI_D2
HDMI_D3
HDMI_D4
HDMI_D5
HDMI_D6
HDMI_D7
HDMI_D8
HDMI_D9
HDMI_D10
HDMI_D11
HDMI_D12
HDMI_D13
HDMI_D14
HDMI_D15
HDMI_DE
HDMI_SPDIF
HDMI_CLK
HDMI_VSYNC
HDMI_HSYNC
HDMI_INT
HDMI_SPDIF_OUT
Net Name
HDMI_D0_P
HDMI_D0_N
HDMI_D1_P
HDMI_D1_N
HDMI_D2_P
www.xilinx.com
Pin
LVCMOS25
88
LVCMOS25
87
LVCMOS25
86
LVCMOS25
85
LVCMOS25
84
LVCMOS25
83
LVCMOS25
82
LVCMOS25
81
LVCMOS25
80
LVCMOS25
78
LVCMOS25
74
LVCMOS25
73
LVCMOS25
72
LVCMOS25
71
LVCMOS25
70
LVCMOS25
69
LVCMOS25
97
LVCMOS25
10
LVCMOS25
79
LVCMOS25
LVCMOS25
98
LVCMOS25
45
LVCMOS25
46
HDMI Receptacle P1 Pin
7
9
4
6
1
Feature Descriptions
ADV7511 (U40)
Name
D8
D9
D10
D11
D12
D13
D14
D15
D16
D17
D18
D19
D20
D21
D22
D23
DE
SPDIF
CLK
2
VSYNC
HSYNC
INT
SPDIF_OUT
Send Feedback
37

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents