Xilinx KCU116 User Manual page 20

Table of Contents

Advertisement

Table 3‐2: DDR4 Memory Connections to the FPGA (Cont'd)
FPGA (U1)
Schematic Net
Pin
Name
C17
DDR4_DQ9
A20
DDR4_DQ10
B17
DDR4_DQ11
B20
DDR4_DQ12
A15
DDR4_DQ13
B19
DDR4_DQ14
B15
DDR4_DQ15
C21
DDR4_DQS0_T
B21
DDR4_DQS0_C
A17
DDR4_DQS1_T
A18
DDR4_DQS1_C
A22
DDR4_DM0
C18
DDR4_DM1
F18
DDR4_DQ16
G21
DDR4_DQ17
F19
DDR4_DQ18
D20
DDR4_DQ19
E18
DDR4_DQ20
D19
DDR4_DQ21
G20
DDR4_DQ22
D18
DDR4_DQ23
H17
DDR4_DQ24
D16
DDR4_DQ25
G16
DDR4_DQ26
D15
DDR4_DQ27
E15
DDR4_DQ28
C16
DDR4_DQ29
H16
DDR4_DQ30
G17
DDR4_DQ31
F20
DDR4_DQS2_T
E20
DDR4_DQS2_C
E16
DDR4_DQS3_T
E17
DDR4_DQS3_C
KCU116 Board User Guide
UG1239 (v1.2) September 28, 2018
I/O Standard
Pin #
POD12_DCI
B8
POD12_DCI
C3
POD12_DCI
C7
POD12_DCI
C2
POD12_DCI
C8
POD12_DCI
D3
POD12_DCI
D7
DIFF_POD12_DCI
G3
DIFF_POD12_DCI
F3
DIFF_POD12_DCI
B7
DIFF_POD12_DCI
A7
POD12_DCI
E7
POD12_DCI
E2
POD12_DCI
G2
POD12_DCI
F7
POD12_DCI
H3
POD12_DCI
H7
POD12_DCI
H2
POD12_DCI
H8
POD12_DCI
POD12_DCI
POD12_DCI
A3
POD12_DCI
B8
POD12_DCI
C3
POD12_DCI
C7
POD12_DCI
C2
POD12_DCI
C8
POD12_DCI
D3
POD12_DCI
D7
DIFF_POD12_DCI
G3
DIFF_POD12_DCI
F3
DIFF_POD12_DCI
B7
DIFF_POD12_DCI
A7
www.xilinx.com
Chapter 3: Board Component Descriptions
Component Memory
Pin Name
DQU1
DQU2
DQU3
DQU4
DQU5
DQU6
DQU7
DQSL_T
DQSL_C
DQSU_T
DQSU_C
DML_B/DBIL_B
DMU_B/DBIU_B
DQL0
DQL1
DQL2
DQL3
DQL4
DQL5
J3
DQL6
J7
DQL7
DQU0
DQU1
DQU2
DQU3
DQU4
DQU5
DQU6
DQU7
DQSL_T
DQSL_C
DQSU_T
DQSU_C
Send Feedback
Ref. Des.
U150
U150
U150
U150
U150
U150
U150
U150
U150
U150
U150
U150
U150
U153
U153
U153
U153
U153
U153
U153
U153
U153
U153
U153
U153
U153
U153
U153
U153
U153
U153
U153
U153
20

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents