Low Memory Offset; Pmc 133 Mhz; Master Wp; Geographical Address Switch, S2 - SMART Embedded Computing MVME7100ET Installation And Use Manual

Hide thumbs Also See for MVME7100ET:
Table of Contents

Advertisement

2.4.1.5

Low Memory Offset

The CORE1 Low Memory Offset switch is in the OFF position for normal operation. The
switch is ON for enabling this feature.
2.4.1.6

PMC 133 MHz

The PMC 133MHz switch is OFF for normal operation. When the switch is ON, the
maximum frequency of operation for the PMC sites is 133MHz. 133MHz operation should
not be enabled unless the PMC modules are designed to support 133MHz operation. When
the switch is OFF, the maximum frequency is 100MHz.
2.4.1.7

Master WP

The Master Write Protect (WP) switch is OFF for normal operation. When this switch is ON,
writes to the NOR Flash, NAND Flash, MRAM and I
switch is OFF, writes to the non-volatile devices may be allowed depending on other
switches and control bits.
2.4.2

Geographical Address Switch, S2

The Tsi148 VMEbus Status Register provides the VMEbus geographical address of the
MVME7100ET. Applications not using the 5-row backplane can use the geographical
address switch to assign a geographical address per the following diagram. More
information regarding GA address switch assignments can be found in the MVME7100ET
Single Board Computer Programmer's Reference.

Figure 2-5 Geographical Address Switch Position

MVME7100ET Single Board Computer Installation and Use (6806800K87G)
Hardware Preparation and Installation
2
C EEPROMs are disabled. When the
39

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the MVME7100ET and is the answer not in the manual?

Table of Contents