Table of Contents
Advertisement
Figure
3-1.
WAIT Input Timing Diagram ...............................................3-3
3-2.
TRISTATE Input Timing Diagram .......................................3-4
4-1.
Vector Output I/O Module Block Diagram ..........................4-4
4-2.
Vector Output I/O Module Output Section ..........................4-4
4-3.
Input Section Block Diagram ..............................................4-5
4-4.
Pod Sync Input/Output Section Timing Diagram ................4-13
4-5.
Capture Clock Timing Diagram ..........................................4-15
5-1.
Vector I/O Control ...............................................................5-2
7-1.
MC6845 Cycle Timing Diagram ..........................................7-7
7-2.
SCN2674 Controller Timing Diagram .................................7-15
7-3.
Using WAIT to Check for a Level (Method 1) .....................7-19
7-4.
Using WAIT to Check for a Level (Method 2) .....................7-19
7-5.
Connecting Two Modules for Timing Sets ..........................7-20
Title
Figures
Page
ix
Advertisement
Table of Contents
