Xilinx DPU IP Product Manual page 38

Dpu for convolutional neural network v1.2
Table of Contents

Advertisement

Chapter 6: Example Design
Figure 29: TRD Block Design
4. In the GUI, click Generate Bitstream to generate the bit file, as shown in the following figure.
Figure 30: Generate Bitstream
DPU IP Product Guide
www.xilinx.com
38
Send Feedback
PG338 (v1.2) March 26, 2019

Hide quick links:

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the DPU IP and is the answer not in the manual?

Questions and answers

This manual is also suitable for:

B512B1024B1152B1600B800B3136 ... Show all

Table of Contents