Xilinx Virtex-II Pro PPC405 User Manual page 12

Platform fpga developer's kit
Table of Contents

Advertisement

R
320
OEA
The PowerPC operating-environment architecture, which
defines the memory-management model, supervisor-level
registers and instructions, synchronization requirements, the
exception model, and the time-base resources as seen by
supervisor programs.
on chip
In system-on-chip implementations, this indicates on the same
chip as the processor core, but external to the processor core.
pending
As applied to interrupts, this indicates that an exception
occurred, but the interrupt is disabled. The interrupt occurs
when it is later enabled.
physical address
The address used to access physically-implemented memory.
This address can be translated from the effective address. When
address translation is not used, this address is equal to the
effective address.
PLB
Processor local bus.
privileged mode
The operating mode typically used by system software.
Privileged operations are allowed and software can access all
registers and memory.
A program (or portion of a program) and any data required for
process
the program to run.
problem state
Synonym for user mode.
real address
Synonym for physical address.
scalar
Individual data objects and instructions. Scalars are of arbitrary
size.
set
To write a bit value of 1.
sticky
A bit that can be set by software, but cleared only by the
processor. Alternatively, a bit that can be cleared by software,
but set only by the processor.
string
A sequence of consecutive bytes.
supervisor state
Synonym for privileged mode.
system memory
Physical memory installed in a computer system external to the
processor core, such RAM, ROM, and flash.
tag
As applied to caches, a set of address bits used to uniquely
identify a specific cacheline within a congruence class. As
applied to TLBs, a set of address bits used to uniquely identify
a specific entry within the TLB.
UISA
The PowerPC user instruction-set architecture, which defines
the base user-level instruction set, registers, data types, the
memory model, the programming model, and the exception
model as seen by user programs.
user mode
The operating mode typically used by application software.
Privileged operations are not allowed in user mode, and
software can access a restricted set of registers and memory.
www.xilinx.com
1-800-255-7778
March 2002 Release
Virtex-II Pro™ Platform FPGA Documentation
Preface

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the Virtex-II Pro PPC405 and is the answer not in the manual?

Table of Contents