NAiS FP Series User Manual page 105

Applicable plc
Hide thumbs Also See for FP Series:
Table of Contents

Advertisement

High - speed Counter and Pulse Output Functions
(*1): Control code <H constant>
0: Fixed
Target value setting
0: Mode with no target value
1: Target value match stop mode
(Can be specified for only Ver. 2.0 or later.)
Duty (on width)
0: Duty 1/2 (50%)
1: Duty 1/4 (25%)
Frequency range
0: 1.5 Hz to 9.8 kHz
1: 48 Hz to 100 kHz
2: 191 Hz to 100 kHz
Output method
00: No counting
01: No counting
10: Addition counting
12: Addition counting
13: Addition counting
21: Subtraction counting
22: Subtraction counting
23: Subtraction counting
(*2): Frequency (Hz) "K constant"
1.5 Hz to 9.8 KHz [K1 to K9800 (units: Hz)] (Max. error near 9.8 kHz approximately - 0.9 kHz)
* Set "K1" to specify 1.5 Hz.
48 Hz to 100 KHz [K48 to K100000 (units: Hz)] (Max. error near 100 kHz approximately - 3 kHz)
191 Hz to 100 KHz [K191 to K100000 (units: Hz)] (Max. error near 100 kHz approximately - 0.8 kHz)
(*3): Target value (Absolute value) (Can be specified for only Ver. 2.0 or later.)
This is used when setting the target value match stop mode. (Absolute only)
Designate the target value setting in the range indicated below. If an out of range value is
designated, the number of pulses output will be different than the desinated value. The target
value setting is ignored in the no count mode.
Output method
Addition counting
Subtraction counting
Figure 100: FPΣ Control code of "F172" instruction
6 - 30
CW
CCW
CW
Directional output off
Directional output on
CCW
Directional output off
Directional output on
Range of target values which can be designated
Designate a value larger than the current value.
Designate a value smaller than the current value.
H j j j j j j j j
FPΣ

Hide quick links:

Advertisement

Table of Contents
loading

This manual is also suitable for:

Fps seriesFpg-c32tFpg-c32t2Fpg-c24r2

Table of Contents