Mitsubishi Electric Melsec iQ-R Series User Manual page 130

Hart-enabled analog-digital converter module
Hide thumbs Also See for Melsec iQ-R Series:
Table of Contents

Advertisement

CH1 HART extended field device status
The extended field device status sent from the connected HART-enabled device is stored.
b15 b14 b13 b12 b11 b10 b9
0
0
0
0
0
(2)
(1) HART extended field device status
(2) b8 to b15 are fixed to 0.
When each bit is turned on, the status of the HART-enabled device is indicated as follows:
Target bit
Extended status
bit0
Maintenance required
bit1
Device variable alert
bit2
Critical power failure
bit3
Failure
bit4
Out of specification
bit5
Function check
bit6, bit7
Not used
■Refreshing cycle
The stored status information is automatically refreshed every HART cycle time.
■Buffer memory address
The following shows the buffer memory address of this area.
Buffer memory name
CH HART extended field device status
APPX
128
Appendix 3 Buffer Memory Areas
b8
b7
b6
b5
b4
0
0
0
Description
Indicates that the maintenance of the HART-enabled device is required.
The HART device variables are in a warning state. For details, check the device variable status.
This bit is used when a HART-enabled device running on a battery is connected. When the bit is turned on,
this indicates electric power is significantly reduced.
This bit is turned on when HART device variables (such as process value and control value) become invalid
due to a failure of a field device or other peripheral devices.
This bit is turned on when the environment that does not meet the specifications may adversely affect
measurement or accuracy.
This bit is turned on when HART device variables become temporarily invalid due to the processing being
executed on the HART-enabled device.
■Example
When the HART-enabled device is frozen
CH1
2081
b3
b2
b1
b0
(1)
CH2
CH3
CH4
2093
2105
2117
CH5
CH6
CH7
2129
2141
2153
CH8
2165

Advertisement

Table of Contents
loading

Table of Contents