Mitsubishi Electric Melsec iQ-R Series User Manual page 125

Hart-enabled analog-digital converter module
Hide thumbs Also See for Melsec iQ-R Series:
Table of Contents

Advertisement

CH1 HART maximum retries setting
Set the maximum number of retries of a HART communication for each channel.
For details on the HART communication function, refer to the following.
Page 17 HART Communication Function
■Buffer memory address
The following shows the buffer memory address of this area.
Buffer memory name
CH HART maximum retries setting
■Setting range
• The setting range is from 0 to 30 (times).
• The maximum number of retries is set to 3 (times) when the value out of the above range is set.
■Enabling the setting
As soon as a setting value is input, the setting is enabled. Turning on and off 'Operating condition setting request' (Y9) is not
required.
■Default value
The default value is 3 for all channels.
HART device information refresh request
Request a refresh of the HART device information. Setting the bit corresponding to a given channel to Refresh request made
(1) refreshes the HART device information of the channel. Refreshing of the HART device information of all the channels can
be simultaneously requested.
b15 b14 b13 b12 b11 b10 b9
0
0
0
0
0
0
0
(2)
(1) 0: No refresh request, 1: Refresh request made
(2) b8 to b15 are fixed to 0.
When refreshing of the HART device information is completed, Refresh completed (1) is stored in the bit corresponding to
'HART device information refresh completed' (Un\G2032). After Refresh completed (1) is stored, set the bit that was set to
Refresh request made (1) to No refresh request (0).
■Buffer memory address
The following shows the buffer memory address of this area.
Buffer memory name
HART device information refresh request
■Default value
The default value is No refresh request (0) for all channels.
CH1
CH2
2016
2017
b8
b7
b6
b5
b4
b3
b2
0
CH8
CH7
CH6
CH5
CH4
CH3
CH2
(1)
CH1
CH2
2031
CH3
CH4
CH5
2018
2019
2020
b1
b0
CH1
CH3
CH4
CH5
CH6
CH7
CH8
2021
2022
2023
CH6
CH7
CH8
APPX
Appendix 3 Buffer Memory Areas
A
123

Advertisement

Table of Contents
loading

Table of Contents