Epson SQ-B50/2550 Technical Manual page 261

REV.-A
~
o
«
3 co I W a: u -
U)t-
1-
1 0 I-I ' "
W
~ ~ ~ ~
o
W
a:
U)
:::>
CO
1
1
1
r r
1
r
1
1
1
1
I III
1
1
TT
Bus State Control
I
Interrupt
-
Timing
~r-
Generator
CPU
p
f--DREQl
16-bit
!/
:0
I
'\
I---TENDl
(!)
Programmable',",
~ DMACs
TOUT -...- Reload Timers
-
(2)
....
(2)
I'.. :0
I
(2.
m
m
::l
CO
::l
CO
m
m
t'il
I--TXAo
TXS-
I -
~
a;
Clocked
"0
0
I'..
"0
~
J:
CKAoIDREQo
/CTS1-
~
Serial I/O
«
Port
Asynchronous
!--RXAo
CKS- I-
SCI
(channel 0)
-RTSo
-
"----./
Ioo-CTSo
Ioo-DCDo
"-
I-- TXAl
MMU
Asynchronous
Ioo~
CKA1/TENDo
V
SCI
/
(channel 1)
I---
RXA1
I I
V '\
I -
l".)
Address
Data
Buffer
Buffer
- V c c
-U
0
- V
ss
RXS
Ala/
Figure A-2. HD64180 Block Diagram
A-3