Motorola DSP56800 Manual page 271

16-bit digital signal processor
Table of Contents

Advertisement

ASLL
Instruction Fields:
Operation
ASLL
Timing:
2 oscillator clock cycles
Memory:
1 program word
Multi-Bit Arithmetic Left Shift
Operands
C
Y1,X0,FDD
2
Y0,X0,FDD
Y1,Y0,FDD
Y0,Y0,FDD
A1,Y0,FDD
B1,Y1,FDD
Instruction Set Details
W
1
Arithmetic shift left of the first operand by value
specified in four LSBs of the second operand;
places result in FDD
ASLL
Comments
A-41

Hide quick links:

Advertisement

Table of Contents
loading

Table of Contents