Intel Stratix 10 Mx Hbm2 Ip Controller Performance; Intel Stratix 10 Mx Hbm2 Bandwidth; Intel Stratix 10 Mx Hbm2 Ip Efficiency - Intel Stratix 10 MX HBM2 IP User Manual

Table of Contents

Advertisement

UG-20031 | December 2017

6 Intel Stratix 10 MX HBM2 IP Controller Performance

This section discusses key aspects of the HBM2 IP controller performance: efficiency,
latency, and timing.

6.1 Intel Stratix 10 MX HBM2 Bandwidth

For each HBM2 DRAM in an Intel Stratix 10 MX device, there are eight channels of
128-bits each.The following example illustrates the calculation of bandwidth offered
per channel.
Assuming an interface running at 1 GHz:
The interface operates in double data-rate mode, so the total bandwidth per HBM2
is:
128 Gbps * 2 = 256 Gbps
The total bandwidth for the HBM2 interface is:
GBytes/sec
If the HBM2 controller operates at 90% efficiency, the effective bandwidth is:
Gbps * 0.9 = ~230 GByte/sec

6.2 Intel Stratix 10 MX HBM2 IP Efficiency

The efficiency of the Intel Stratix 10 MX HBM2 IP estimates data bus utilization at the
AXI interface.The AXI4 protocol supports independent write and read address and
data channel and accepts concurrent write and read transactions. Calculated efficiency
values take into consideration that the core clock frequency and the memory clock
frequency are different.
The following equation represents the HBM2 controller efficiency:
Efficiency = ((Write transactions + Read transactions accepted by HBM2
controller)/total valid transaction count) * (core clk frequency/HBM2
interface frequency) * 100
Intel Corporation. All rights reserved. Intel, the Intel logo, Altera, Arria, Cyclone, Enpirion, MAX, Nios, Quartus
and Stratix words and logos are trademarks of Intel Corporation or its subsidiaries in the U.S. and/or other
countries. Intel warrants performance of its FPGA and semiconductor products to current specifications in
accordance with Intel's standard warranty, but reserves the right to make changes to any products and services
at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any
information, product, or service described herein except as expressly agreed to in writing by Intel. Intel
customers are advised to obtain the latest version of device specifications before relying on any published
information and before placing orders for products or services.
*Other names and brands may be claimed as the property of others.
128 DQ * 1 GHz = 128 Gbps
256 Gbps * 8 = 256
:
256
ISO
9001:2008
Registered

Advertisement

Table of Contents
loading

Table of Contents