Intel Stratix 10 MX HBM2 IP User Manual page 35

Table of Contents

Advertisement

5 Intel Stratix 10 MX HBM2 IP Interface
UG-20031 | December 2017
Port Name
axi_0_0_arsize
axi_0_0_arburst
axi_0_0_arprot
axi_0_0_arqos
axi_0_0_aruser
axi_0_0_arvalid
axi_0_0_arready
Table 19.
User Port 0's Read Data Channel
Port Name
axi_0_0_rid
axi_0_0_rdata
axi_0_0_ruser_data
axi_0_0_ruser_err_dbe
axi_0_0_rresp
axi_0_0_rlast
axi_0_0_rvalid
axi_0_0_rready
Width
Direction
3
Input
2
Input
3
Input
4
Input
1
Input
1
Input
1
Output
Width
Direction
ARID_WIDTH
Output
128
Output
16
Output
1
Output
2
Output
1
Output
1
Output
1
Input
Desription
Burst Size. This signal indicates the size of each
transfer in the burst.
0b101 = 32 Bytes
0b110 = 64 Bytes
Burst Type. The burst type and the size
information determine how the address for
each transfer within the burst is calculated. The
HBMC does not support more than one burst at
a time.
Protection Type. [Reserved for Future Use]
Indicates the privilege and security level of the
transaction, and whether the transaction is a
data access or an instruction access.
3'b000 = No protection
Quality of Service. The Quality of Service
identifier sent for each write transaction.
4'b1111 = High priority
4'b0000 = Normal priority
User Signal for auto-precharge.
1'b0 = No auto-precharge
1'b1 = Auto-precharge
Read address valid. Indicates that the channel
signals valid read address and control
information.
Read address ready. Indicates that the slave is
ready to accept an address and associated
control signals.
Description
Read ID tag. The ID tag for the read data
group of signals generated by the slave.
Read data.
Extra Read Data (AXI RUSER port). Carries
additional data coming from CB bits on HBM2
interface.
Double-Bit-Error (AXI RUSER port). Carries
DBE information, aligned to
indicates error.
Read response. Indicates the status of the
read transfer:
2'b00 = OKAY
Read last. Indicates the last transfer in a read
burst.
Read valid. Indicates that the channel is
signaling the required read data.
Read ready. Indicates that the master can
accept the read data and response
information.
®
®
Intel
Stratix
10 MX HBM2 IP User Guide
. 1'b1
u0_rvalid
35

Advertisement

Table of Contents
loading

Table of Contents