Fujitsu FR Family Instruction Manual page 12

32-bit microcontroller
Hide thumbs Also See for FR Family:
Table of Contents

Advertisement

7.86
7.87
JMP (Jump) .................................................................................................................................... 183
7.88
CALL (Call Subroutine) ................................................................................................................... 184
7.89
CALL (Call Subroutine) ................................................................................................................... 185
7.90
RET (Return from Subroutine) ........................................................................................................ 186
7.91
INT (Software Interrupt) .................................................................................................................. 187
7.92
INTE (Software Interrupt for Emulator) ........................................................................................... 189
7.93
RETI (Return from Interrupt) ........................................................................................................... 191
7.94
Bcc (Branch Relative if Condition Satisfied) ................................................................................... 193
7.95
JMP:D (Jump) ................................................................................................................................. 195
7.96
CALL:D (Call Subroutine) ............................................................................................................... 196
7.97
CALL:D (Call Subroutine) ............................................................................................................... 198
7.98
RET:D (Return from Subroutine) .................................................................................................... 199
7.99
Bcc:D (Branch Relative if Condition Satisfied) ................................................................................ 200
7.100 DMOV (Move Word Data from Direct Address to Register) ........................................................... 202
7.101 DMOV (Move Word Data from Register to Direct Address) ........................................................... 203
7.106 DMOVH (Move Half-word Data from Direct Address to Register) .................................................. 212
7.107 DMOVH (Move Half-word Data from Register to Direct Address) .................................................. 213
.......................................................................................................................................................... 214
.......................................................................................................................................................... 216
7.110 DMOVB (Move Byte Data from Direct Address to Register) .......................................................... 218
7.111 DMOVB (Move Byte Data from Register to Direct Address) .......................................................... 219
7.114 LDRES (Load Word Data in Memory to Resource) ........................................................................ 224
7.115 STRES (Store Word Data in Resource to Memory) ....................................................................... 225
7.116 COPOP (Coprocessor Operation) .................................................................................................. 226
7.117 COPLD (Load 32-bit Data from Register to Coprocessor Register) ............................................... 228
7.118 COPST (Store 32-bit Data from Coprocessor Register to Register) .............................................. 230
7.119 COPSV (Save 32-bit Data from Coprocessor Register to Register) ............................................... 232
7.120 NOP (No Operation) ....................................................................................................................... 234
7.121 ANDCCR (And Condition Code Register and Immediate Data) ..................................................... 235
7.122 ORCCR (Or Condition Code Register and Immediate Data) .......................................................... 236
7.123 STILM (Set Immediate Data to Interrupt Level Mask Register) ...................................................... 237
7.124 ADDSP (Add Stack Pointer and Immediate Data) .......................................................................... 238
7.125 EXTSB (Sign Extend from Byte Data to Word Data) ...................................................................... 239
7.126 EXTUB (Unsign Extend from Byte Data to Word Data) .................................................................. 240
7.127 EXTSH (Sign Extend from Byte Data to Word Data) ...................................................................... 241
7.128 EXTUH (Unsigned Extend from Byte Data to Word Data) .............................................................. 242
7.129 LDM0 (Load Multiple Registers) ..................................................................................................... 243
7.130 LDM1 (Load Multiple Registers) ..................................................................................................... 245
7.131 STM0 (Store Multiple Registers) ..................................................................................................... 247
viii

Advertisement

Table of Contents
loading

This manual is also suitable for:

Fr series

Table of Contents