Rear Panel; Md704 Rear Panel - Euphonix System 5 Installation Manual

Hide thumbs Also See for System 5:
Table of Contents

Advertisement

Euphonix System 5 Installation Guide

Rear Panel

MD704
MADI
IN
IN
WORD
Input Voltage Selector: This red switch allows the unit to operate in either 100/110/115
VAC or 220/230/240 VAC environments. A fuse must also be changed for 220/230/240
VAC operation. Units are shipped set and fused for 100/110/115 VAC.
Power Connector (IEC) and Fuse Tray: The IEC power connector accepts standard IEC
power cords. The fuse tray contains both the active and spare fuses.
AES/EBU Digital Outputs (female XLR): 12 AES/EBU dual-channel outputs. Option-
al 75-ohm BNC dual-channel AES/EBU stereo inputs are available.
Parallel AES/EBU Digital Outputs (female DB25): Three 8-channel digital connectors
function in parallel with XLR digital outputs and the two outputs should not be used simul-
taneously. See Figure 3-27 on page 60 for pinout diagram.
Auxiliary Analog Outputs (male XLR): Two balanced analog outputs on XLR connec-
tors. Output level can is set from the front panel.
AES/EBU Digital Outputs (male XLR): Dual-channel AES/EBU digital outputs on one
XLR connector. Functions in parallel with the auxiliary S/PDIF output and the two outputs
should not be used simultaneously.
S/PDIF Digital Outputs (RCA): Dual-channel S/PDIF digital output on one RCA con-
nector. Functions in parallel with the auxiliary AES/EBU output and the two outputs should
not be used simultaneously.
AES Sync In (female XLR): Master clock input for the converter when using AES as the
Sample Rate Source.
AES Sync Thru (male XLR): Outputs the same signal connected to AES Sync In.
Word In (BNC): Master clock input for the converter when using Word Clock as Sample
Rate Source.
Word Out (BNC): Outputs a Word Clock signal synchronized to the Sample Rate Source.
In the presence of an external Word clock input, this connector provides a regenerated ver-
sion of the input signal. Without an external sample rate source, this connector outputs
an internally generated clock signal.
DIGITAL
AES/EBU
OUTPUTS
OUTPUTS
AES
A2
D1/D2
A1
S/PDIF
D1/D2
OUT
SYNC
AES
Figure 3-27 MD704 Rear Panel
BIT-DEPTH REDUCTION
1 /
7 / 8
5 / 6
3 / 4
2
7 / 8
15 /
13 /
11 /
9 /
16
14
12
10
15 /
13 /
16
23 /
21 /
19 /
17 /
24
22
20
18
23 /
21 /
24
64
System 5 Components
PARALLEL AES/EBU INPUTS
5 / 6
3 / 4
1 /
1-8
2
16
20
24
11 /
9 /
9-16
14
12
10
16
20
24
19 /
17 /
17-24
22
20
18
16
20
24

Advertisement

Table of Contents
loading

Table of Contents