Intel ® 82801Jx I/O Controller Hub (Ich10R); Pci And Pci Express* Interfaces; Serial Ata Ii Interface - Intel SC5650BCDP Technical Product Specification

Technical product specification
Hide thumbs Also See for SC5650BCDP:
Table of Contents

Advertisement

Intel
Server Board S5500BC TPS
®
3.4 Intel
®
82801Jx I/O Controller Hub (ICH10R)
®
The Intel
ICH10R I/O Controller Hub provides extensive I/O support. Functions and capabilities
include:
PCI Express* Base Specification, Revision 1.1 support
PCI Local Bus Specification, Revision 2.3 for 33 MHz PCI operations (supports up to
four REQ#/GNT# pairs)
ACPI Power Management Logic Support, Revision 3.0a
Enhanced DMA controller, interrupt controller, and timer functions
Integrated Serial ATA host controllers with independent DMA operation on up to six
ports and AHCI support
USB host interface supports up to 12 USB ports; six UHCI host controllers; and two
EHCI high-speed USB 2.0 host controllers
Integrated 10/100/1000 Gigabit Ethernet MAC with System Defense
System Management Bus (SMBus) Specification, Version 2.0, with additional support
for I2C devices
Low Pin Count (LPC) interface support
Firmware Hub (FWH) interface support
Serial Peripheral Interface (SPI) support

3.4.1 PCI and PCI Express* Interfaces

®
The Intel
ICH10R provides a 33MHz, 3.3 V PCI interface implementation. All PCI signals are
5-V tolerant except PME#. The Intel
devices. This 5-V keyed slot can support Universal or legacy 5-V keyed PCI 32-bit / 33MHz add-
in cards.
®
The Intel
ICH10R provides six PCI Express* Root Ports which are compliant with the PCI
Express Base Specification, Revision 1.1. You can statically configure the PCI Express* root
ports 1-4 as four x 1 ports, or group them together to form two x2 ports, one x2 with two x1 ports,
or one x4 port. You can only use ports 5 and 6 as two x1 ports or one x2. Port 6 is multiplexed
with a Gigabit LAN Connect Interface. The x4 configuration supports lane reversal. Each root
port supports 2.5 Gb/s bandwidth in each direction.
Ports 1-4 on the Intel
connecting to an x4 PCI Express* Slot. Port 5 connects to the Integrated BMC for 2D video
function. Port 6 is used as Gigabit LAN Connect Interface and connected to the Ethernet device
PHY.

3.4.2 Serial ATA II Interface

The ICH10R has an integrated Serial ATA (SATA) controller that supports independent DMA
operation on six ports and data transfer rates of up to 3.0 Gb/s. The six SATA ports on the
server board are numbered SATA-0 through SATA-5. You can enable or disable the SATA ports
and/or configure them by accessing the BIOS setup utility during POST.
Revision 1.8
®
Server Board S5500BC provides one slot for legacy PCI
®
Server Board S5500BC are grouped together to form a single x4 link
Intel order number: E42249-009
Functional Architecture
33

Hide quick links:

Advertisement

Table of Contents
loading
Need help?

Need help?

Do you have a question about the SC5650BCDP and is the answer not in the manual?

Subscribe to Our Youtube Channel

This manual is also suitable for:

Sc5650bc

Table of Contents

Save PDF