Table of Contents
Advertisement
Chapter 5
Ethernet Cards
Figure 5-8
FAIL
ACT
CONSOLE
TX
0
RX
LINK
ACT
TX
1
RX
LINK
ACT
The card features two virtual packet over SONET (POS) ports with a maximum combined bandwidth of
STS-48. The ports function in a manner similar to OC-N card ports, and each port carries an STS circuit
with a size of STS-1, STS-3c, STS-6c, STS-9c, STS-12c, or STS-24c. To configure an ML-Series card
SONET STS circuit, refer to the "Create Circuits and VT Tunnels" chapter of the Cisco ONS 15454
Procedure Guide.
The ML-Series POS ports supports VCAT of SONET circuits and a software link capacity adjustment
scheme (SW-LCAS). The ML-Series card supports a maximum of two VCAT groups with each group
corresponding to one of the POS ports. Each VCAT group must be provisioned with two circuit
members. An ML-Series card supports STS-1c-2v, STS-3c-2v and STS-12c-2v. To configure an
ML-Series card SONET VCAT circuit, refer to the "Create Circuits and VT Tunnels" chapter of the
Cisco ONS 15454 Procedure Guide.
5.9.1 ML1000-2 Card-Level Indicators
The ML1000-2 card faceplate has two card-level LED indicators, described in
78-18106-01
ML1000-2 Faceplate and Block Diagram
Panel Port 0
GMII
port
SFP
Serdes
0
GBIC
Module
Panel Port 1
GMII
port
SFP
Serdes
1
GBIC
Module
Control Mem
512Kx32
Packet
Packet
Buffer
Buffer
512Kx96
512Kx96
RGGI
RGGI
port
port
port
3
1
2
MAC 1
MAC 2
RGGI
RGGI
port
port
port
2
0
3
ch0-1
ch4-5
Control Mem
512Kx32
Result Mem
512Kx32
Cisco ONS 15454 Reference Manual, R8.5
5.9.1 ML1000-2 Card-Level Indicators
BPIA
SSRAM
Main
Rx
2x512Kx36
BPIA
Protect
Rx
port
A
DOS
BTC192
FPGA
port
B
BPIA
Main
Tx
BPIA
Protect
Tx
Processor
Daughter Card
(FLASHs,
SDRAMs)
Table
5-17.
B
a
c
k
p
l
a
n
e
5-21
Advertisement
Table of Contents
